IP Library Granted Patent US 10,475,371
Granted Patent B2
US 10,475,371 · App. 15/439,500 · Granted Nov 12, 2019

Pixel circuit in an electroluminescent display

Inventor: Shih-Song Cheng (Kaohsiung, TW)
Assignee: INT TECH CO., LTD.
G09G3/2092G06F3/1446G09G3/30H01L29/41733G09G3/3208G09G3/3611G09G2300/026G09G2300/0439G09G2300/0819G09G2310/0278G09G2320/0204G09G2320/029G09G2320/0233G09G2320/045G09G2330/02H01L27/3244
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,475,371
App. No.
15/439,500
Filed
Feb 22, 2017
Granted
Nov 12, 2019
Kind
B2
Examiner
SHENG, TOM V
Art Unit
2628
USPC
345/215
Abstract

A circuit includes an electroluminescent (EL) device, a transistor, a first capacitor and a second capacitor. The transistor includes a gate coupled to a first node and a first terminal coupled to a second node. The first capacitor is coupled between a supply voltage and the first node. The second capacitor is coupled between the first node and the second node. The first capacitor and the second capacitor are configured to establish a compensation voltage associated with a threshold voltage of the transistor at the gate of the transistor in response to a first control signal, and establish the compensation voltage at the first terminal of the transistor in response to a second control signal. The transistor is configured to pass a current through the EL device. Moreover, the current has a magnitude independent of the threshold voltage of the transistor.

Claims (160)

1. A circuit, comprising:

an electroluminescent (EL) device;

a transistor including a gate coupled to a first node and a first terminal coupled to a second node;

a first capacitor, coupled between a supply voltage and the first node; and

a second capacitor, coupled between the first node and the second node,

wherein the first capacitor and the second capacitor are configured to establish a compensation voltage associated with a threshold voltage of the transistor at the gate of the transistor in response to a first control signal, and establish the compensation voltage at the first terminal of the transistor in response to a second control signal, and

wherein the transistor is configured to pass a current through the EL device, the current having a magnitude being independent of the threshold voltage of the transistor.

2. The circuit according to claim 1 further comprising a transistor configured to reset a voltage level at the gate of the transistor in response to the first control signal.

3. The circuit according to claim 1 further comprising a transistor configured to receive data associated with the EL device in response to the second control signal.

4. The circuit according to claim 1 further comprising a transistor configured to allow the current to pass through the EL device.

5. The circuit according to claim 1 , wherein the magnitude of the current is a function of a capacitance each of the first and second capacitors.

6. The circuit according to claim 1 , wherein the transistor includes a p-type transistor, and the current is expressed as:

Isd

=

k

×

[

C

1

C

1

+

C

2

×

(

VDD

-

Vdata

)

]

2

where Isd represents the magnitude of the current, k is constant, C 1 and C 2 represent capacitances of the first and second transistors, respectively, VDD represents the supply voltage, and Vdata represents a voltage level of data associated with the EL device.

7. The circuit according to claim 1 , wherein the transistor includes an n-type transistor, and the current is expressed as:

Isd

=

k

×

[

C

1

C

1

+

C

2

×

(

Vdata

-

VSS

)

]

2

where Isd represents the magnitude of the current, k is a constant, C 1 and C 2 represent capacitances of the first and second transistors, respectively, VSS represents the supply voltage, and Vdata represents a voltage level of data associated with the EL device.

8. The circuit according to claim 1 , wherein a pulse width of the first control signal is adjustable, and a pulse width of the second control signal is dependent of resolution of the display.

9. An electroluminescent (EL) display, comprising:

an array of pixel units, each of the pixel units comprising:

an EL device;

a transistor including a gate coupled to a first node and a first terminal coupled to a second node;

a first capacitor, coupled between a supply voltage and the first node; and

a second capacitor, coupled between the first node and the second node,

wherein the first capacitor and the second capacitor are configured to establish a compensation voltage associated with a threshold voltage of the transistor at the gate of the transistor in response to a first control signal, and establish the compensation voltage at the first terminal of the transistor in response to a second control signal, and

wherein the transistor is configured to pass a current through the EL device, the current having a magnitude being independent of the threshold voltage of the transistor.

10. The electroluminescent display according to claim 9 further comprising a transistor configured to reset a voltage level at the gate of the transistor in response to the first control signal.

11. The electroluminescent display according to claim 9 further comprising a transistor configured to receive data associated with the EL device in response to the second control signal.

12. The electroluminescent display according to claim 9 further comprising a first transistor and a second transistor configured to allow the current to pass through the EL device in response to a third control signal and a fourth control signal, respectively.

13. The electroluminescent display according to claim 12 , wherein the array of pixel units includes a first pixel unit on an (N−1)-th row of the array and a second pixel unit on an N-th row of the array and immediately adjacent to the first pixel unit, N being a natural number, and wherein the fourth control signal provided to the first pixel unit serves as the third control signal for the second pixel unit.

14. The electroluminescent display according to claim 9 , wherein the magnitude of the current is a function of a capacitance each of the first and second capacitors.

15. The electroluminescent display according to claim 9 , wherein the transistor includes a p-type transistor, and the current is expressed as:

Isd

=

k

×

[

C

1

C

1

+

C

2

×

(

VDD

-

Vdata

)

]

2

where Isd represents the magnitude of the current, k is a constant, C 1 and C 2 represent capacitances of the first and second transistors, respectively, VDD represents the supply voltage, and Vdata represents a voltage level of data associated with the EL device.

16. The electroluminescent display according to claim 9 , wherein the transistor includes an n-type transistor, and the current is expressed as:

Isd

=

k

×

[

C

1

C

1

+

C

2

×

(

Vdata

-

VSS

)

]

2

where Isd represents the magnitude of the current, k is a constant, C 1 and C 2 represent capacitances of the first and second transistors, respectively, VSS represents the supply voltage, and Vdata represents a voltage level of data associated with the EL device.

17. The electroluminescent display according to claim 9 , wherein a pulse width of the first control signal is adjustable, and a pulse width of the second control signal is dependent of resolution of the EL display.

18. A method of voltage compensation in an electroluminescent (EL) display that comprises an array of pixel units each including an EL device, a transistor, a first capacitor and a second capacitor, and the transistor includes a gate coupled to a first node and a first terminal coupled to a second node, the first capacitor couples between a supply voltage and the first node, and the second capacitor couples between the first node and the second node, the method comprising:

establishing a compensation voltage associated with a threshold voltage of the transistor at a first terminal of the transistor in response to a first control signal;

establishing the compensation voltage at a gate of the transistor in response to a second control signal;

storing data associated with the EL device in the first and second capacitors in response to a third control signal; and

passing a current through the EL device via a first transistor and a fourth transistor in response to a third control signal and a fourth control signal, respectively, the current having a magnitude independent of the threshold voltage the transistor;

wherein the array of pixel units includes a first pixel unit on an (N−1)-th row of the array and a second pixel unit on an N-th row of the array and immediately adjacent to the first pixel unit, N being a natural number, further comprising:

using the fourth control signal provided to the first pixel unit as the third control signal for the second pixel unit.

19. The method according to claim 18 , further comprising:

providing the first control signal having a pulse width that is adjustable; and

providing the second control signal having a pulse width that is dependent of resolution of the EL display.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2017
From: CHENG, SHIH-SONG
To: INT TECH CO., LTD.
Reel/Frame 041344/0228 →
Continuity (2)
Provisional Application 62421435 · Nov 14, 2016
Related Publication 20180137816A1 · May 17, 2018
Cited By (1)
US 12,670,846