IP Library › Granted Patent US 10,477,683
Granted Patent B2
US 10,477,683 · App. 15/400,606 · Granted Nov 12, 2019

Printed circuit board including sub-circuit board

Inventors: Yong-Ho Baek (Seoul, KR); Jung-Hyun Cho (Busan, KR); Seung-Yeop Kook (Busan, KR)
Assignee: Samsung Electro-Mechanics Co., Ltd.
H05K1/14H01L21/4857H01L23/49534H01L23/49822H01L23/49833H05K1/111H05K1/115H05K3/4694H01L21/6835H01L23/49827H01L23/562H01L2221/68345H01L2221/68359H01L2224/16225H01L2224/32225H01L2224/73204H05K2201/10674
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,477,683
App. No.
15/400,606
Granted
Nov 12, 2019
Kind
B2
Abstract

A printed circuit board includes: a core member including a through-hole; a sub-circuit board disposed in the through-hole; a first insulating layer disposed on opposing surfaces of the core member and opposing surfaces of the sub-circuit board; and an insulating material disposed between an inner wall of the through-hole and the sub-circuit board.

Claims (39)

1. A printed circuit board, comprising:

a core member comprising a through-hole;

a sub-circuit board disposed in the through-hole, the sub-circuit board comprising

a high density circuit,

stacked vias disposed in laminated layers, and

an electronic device configured to transfer power between the sub-circuit board and a die connected to the printed circuit board;

an outer layer circuit disposed on an outer layer of the sub-circuit board and having a density lower than a density of the high density circuit;

a first insulating layer disposed on opposing surfaces of the core member and opposing surfaces of the sub-circuit board; and

an insulating material disposed between an inner wall of the through-hole and the sub-circuit board,

wherein the electronic device electrically connects a portion of the high density circuit to a portion of the outer layer circuit.

2. The printed circuit board of claim 1 , further comprising a via extending through the core member.

3. The printed circuit board of claim 1 , wherein the sub-circuit board further comprises a second insulating layer.

4. The printed circuit board of claim 3 , wherein the insulating material is made of a material different from a material of the second insulating layer.

5. The printed circuit board of claim 4 , wherein the insulating material is filled with a material of the first insulating layer.

6. The printed circuit board of claim 1 , wherein the first insulating layer further comprises fabric stiffener.

7. The printed circuit board of claim 1 , wherein the sub-circuit board comprises a coreless structure.

8. The printed circuit board of claim 1 , wherein the sub-circuit board further comprises a reinforcing layer comprising fabric stiffener.

9. The printed circuit board of claim 1 , further comprising:

a low density circuit formed on either one or both of the core member and the first insulating layer, and comprising a density lower than the density of the high density circuit.

10. The printed circuit board of claim 9 , wherein the high density circuit comprises the stacked vias.

11. The printed circuit board of claim 9 , further comprising a via or a solder bump connecting the low density circuit with the high density circuit.

12. The printed circuit board of claim 9 , wherein a distance between circuit layers of the high density circuit is less than a distance between circuit layers of the low density circuit.

13. The printed circuit board of claim 9 , wherein a width of the high density circuit is less than a width of the low density circuit.

14. The printed circuit board of claim 9 , wherein the electronic device is encapsulated in the first insulating layer.

15. The printed circuit board of claim 9 , wherein the outer layer circuit comprises a connection pad and a circuit pattern, and wherein the connection pad is formed on the first insulating layer and the circuit pattern connects the high density circuit to the connection pad.

16. The printed circuit board of claim 9 , wherein the low density circuit layer comprises low density circuit layers disposed on the core member and the sub-circuit board.

17. The printed circuit board of claim 1 , wherein the first insulating layer is laminated on the opposing surfaces of the core member and the opposing surfaces of the sub-circuit board.

18. A printed circuit board, comprising:

a first circuit board comprising a first circuit;

a second circuit board disposed in a core member and embedded in the first circuit board between; and

an outer layer circuit disposed on an outer layer of the second circuit board,

wherein the second circuit board comprises a second circuit connected to the first circuit, and the second circuit board further comprises stacked vias disposed in laminated layers, and an electronic device configured to transfer power between the second circuit and a die connected to the printed circuit board, and

wherein the second circuit comprises a circuit patter density that is higher than a circuit patter density of the first circuit and the outer layer circuit, and

wherein the electronic device electrically connects a portion of the second circuit to a portion of the outer layer circuit.

19. The printed circuit board of claim 18 , wherein the insulators comprise:

a laminated insulating layer disposed on opposing surfaces of the core member and opposing surfaces of the second circuit board; and

an insulating material disposed between the first circuit board and the second circuit board.

20. The printed circuit board of claim 18 , wherein the second circuit comprises a circuit layer disposed in a coreless insulating material.

21. The printed circuit board of claim 1 , wherein the electronic device is an active electronic device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2017
From: BAEK, YONG-HO; CHO, JUNG-HYUN; KOOK, SEUNG-YEOP
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 040876/0143 →
Priority Claims (2)
KR 10-2016-0002884 · Jan 8, 2016 · national
KR 10-2016-0048927 · Apr 21, 2016 · national
Continuity (1)
Related Publication 20170202083A1 · Jul 13, 2017