Stochastic rounding floating-point add instruction using entropy from a register

1. A computer system for executing machine instructions in a central processing unit, the computer system comprising:

a memory; and

the central processing unit communicatively coupled to the memory,

wherein the central processing unit:

obtains a floating-point add and round stochastic (FARS) machine instruction for execution, the FARS machine instruction being defined for computer execution according to a computer architecture; and

executes the FARS machine instruction;

wherein the central processing unit executing the FARS machine instruction comprises the FARS machine instruction causing the central processing unit to:

load a first operand having a first exponent into a first operand register;

load a second operand having a second exponent into a second operand register;

if the first exponent does not equal the second exponent, shift either the first operand or the second operand until the first exponent and the second exponent are equal;

wherein, subsequent to the shift, the first operand comprises first operand most significant bits and first operand overlapping bits;

wherein, subsequent to the shift, the second operand comprises second operand overlapping bits and second operand least significant bits;

wherein the first operand overlapping bits overlap the second operand overlapping bits;

add or subtract the first operand and the second operand overlapping bits to obtain an initial sum or an initial difference, wherein the initial sum or the initial difference include most significant bits and an initial least significant bit;

perform a probability analysis on the second operand least significant bits to generate a round control value; and

based at least in part on the round control value that results from the probability analysis, select and apply at least one of multiple rounding operation options on the initial least significant bit of the initial sum or the initial least significant bit of the initial difference to produce a final rounded least significant bit;

wherein a final rounded sum or a final rounded difference of the first operand and the second operand comprises the most significant bits of the initial sum or the initial different; and

wherein a least significant bit of the final rounded sum or the final rounded difference comprises the final rounded least significant bit.

2. The computer system of claim 1 , wherein the at least one of multiple rounding operation options comprises rounding up the initial least significant bit of the initial sum or the initial least significant bit of the initial difference.

3. The computer system of claim 1 , wherein the at least one of multiple rounding operation options comprises not adjusting the initial least significant bit of the initial sum or the initial least significant bit of the initial difference.

4. The computer system of claim 1 , wherein the probability analysis comprises:

loading a third operand into a third operand register;

aligning the third operand with the second operand least significant bits;

adding the third operand to the second operand least significant bits; and

determining whether the adding of the third operand to the second operand least significant bits resulted in a carry;

wherein the round control value comprises the carry.

5. The computer system of claim 4 , wherein the third operand comprises a random number.

6. The computer system of claim 4 , wherein the at least one of multiple rounding operation options comprises rounding up the initial least significant bit of the initial sum or the initial least significant bit of the initial difference based at least in part on the carry having a non-zero value.

7. The computer system of claim 4 , wherein the at least one of multiple rounding operation options comprises not adjusting the initial least significant bit of the initial sum or the initial least significant bit of the initial difference based at least in part on the carry having a zero value.

8. A computer program product for executing machine instructions in a central processing unit, the computer program product comprising:

a computer readable storage medium having program instructions embodied therewith, wherein the computer readable storage medium is not a transitory signal per se, the program instructions readable by a processor system to cause the processor system to perform a method comprising:

obtaining, by the processor system, a floating-point add and round stochastic (FARS) machine instruction for execution, the FARS machine instruction being defined for computer execution according to a computer architecture; and

executing the FARS machine instruction;

wherein the executing comprises:

loading a first operand having a first exponent into a first operand register;

loading a second operand having a second exponent into a second operand register;

if the first exponent does not equal the second exponent, shifting either the first operand or the second operand until the first exponent and the second exponent are equal;

wherein, subsequent to the shifting, the first operand comprises first operand most significant bits and first operand overlapping bits;

wherein, subsequent to the shifting, the second operand comprises second operand overlapping bits and second operand least significant bits;

wherein the first operand overlapping bits overlap the second operand overlapping bits;

adding or subtracting the first operand and the second operand overlapping bits to obtain an initial sum or an initial difference, wherein the initial sum or the initial difference include most significant bits and an initial least significant bit;

performing a probability analysis on the second operand least significant bits to generate a round control value; and

based at least in part on the round control value that results from the probability analysis, selecting and applying at least one of multiple rounding operation options on the initial least significant bit of the initial sum or the initial least significant bit of the initial difference to produce a final rounded least significant bit;

wherein a final rounded sum or a final rounded difference of the first operand and the second operand comprises the most significant bits of the initial sum or the initial different; and

wherein a least significant bit of the final rounded sum or the final rounded difference comprises the final rounded least significant bit.

9. The computer program product of claim 8 , wherein the at least one of multiple rounding operation options comprises rounding up the initial least significant bit of the initial sum or the initial least significant bit of the initial difference.

10. The computer program product of claim 8 , wherein the at least one of multiple rounding operation options comprises not adjusting the initial least significant bit of the initial sum or the initial least significant bit of the initial difference.

11. The computer program product of claim 8 , wherein the probability analysis comprises:

loading a third operand into a third operand register;

aligning the third operand with the second operand least significant bits;

adding the third operand to the second operand least significant bits; and

determining whether the adding of the third operand to the second operand least significant bits resulted in a carry;

wherein the round control value comprises the carry.

12. The computer program product of claim 11 , wherein the third operand comprises a random number.

13. The computer program product of claim 11 , wherein the multiple rounding operation options comprise:

rounding up the initial least significant bit of the initial sum or the initial least significant bit of the initial difference based at least in part on the carry having a non-zero value; and

not adjusting the initial least significant bit of the initial sum or the initial least significant bit of the initial difference based at least in part on the carry having a zero value.