IP Library › Granted Patent US 10,490,643
Granted Patent B2
US 10,490,643 · App. 14/951,446 · Granted Nov 26, 2019

Semiconductor device and method for fabricating the same

Inventors: Kuo-Chih Lai (Tainan, TW); Yun-Tzu Chang (Kaohsiung, TW); Wei-Ming Hsiao (Miaoli County, TW); Nien-Ting Ho (Tainan, TW); Shih-Min Chou (Tainan, TW); Yang-Ju Lu (Changhua County, TW); Ching-Yun Chang (Yunlin County, TW); Yen-Chen Chen (Tainan, TW); Kuan-Chun Lin (Tainan, TW); Chi-Mao Hsu (Tainan, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L29/513H01L21/823842H01L29/401H01L29/4966H01L29/517H01L21/823821H01L21/845H01L27/1211
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,490,643
App. No.
14/951,446
Granted
Nov 26, 2019
Kind
B2
Abstract

A method for fabricating semiconductor device is disclosed. The method includes the steps of: providing a substrate having a first region, a second region, a third region, and a fourth region; forming a tuning layer on the second region; forming a first work function metal layer on the first region and the tuning layer of the second region; forming a second work function metal layer on the first region, the second region, and the fourth region; and forming a top barrier metal (TBM) layer on the first region, the second region, the third region, and the fourth region.

Claims (19)

1. A semiconductor device, comprising:

a substrate having a first region and a second region;

a bottom barrier metal (BBM) layer on the first region and the second region;

a tuning layer on and contacting the BBM layer of the second region;

a first work function metal layer on the first region and the second region and physically contacting the BBM layer of the first region and the tuning layer of the second region, wherein the tuning layer comprises a single material;

a second work function metal layer on the first work function metal layer of the first region and the second region, wherein the first work function metal layer is a n-type work function metal layer selected from the group consisting of titanium aluminide (TiAl), zirconium aluminide (ZrAl), tungsten aluminide (WAl), tantalum aluminide (TaAl), hafnium aluminide (HfAl), and titanium aluminum carbide (TiAlC), and the second work function metal layer is a p-type work function metal layer selected from the group consisting of titanium nitride (TiN), tantalum nitride (TaN), and tantalum carbide (TaC), and the tuning layer is selected from the group consisting of TiAl, TiAlC, TaAl, and Al; and

a top barrier metal (TBM) layer on the second work function metal layer of the first region and the second region.

2. The semiconductor device of claim 1 , wherein the substrate further comprises a third region and a fourth region, the semiconductor device comprises:

the BBM layer on the third region and the fourth region;

the second work function metal layer on the BBM layer of the fourth region; and

the TBM layer on the BBM layer of the third region and second work function metal layer of the fourth region.

3. The semiconductor device of claim 2 , wherein the first region and the second region comprise same conductive type and the third region and the fourth region comprise same conductive type.

4. The semiconductor device of claim 1 , wherein the BBM layer comprises TaN.

5. The semiconductor device of claim 1 , wherein the tuning layer is selected from the group consisting of TiN, TiAl, TiAlC, and Al.

6. The semiconductor device of claim 1 , wherein the first work function metal layer comprises n-type work function metal layer and the second work function metal layer comprises p-type work function metal layer.

7. The semiconductor device of claim 1 , wherein the TBM layer comprises TiN.

8. The semiconductor device of claim 1 , wherein the second work function metal layer is directly contacting on the first work function metal layer in the first region and the second region.

9. The semiconductor device of claim 2 , wherein no work function metal layer is disposed in the third region.

10. The semiconductor device of claim 2 , wherein the TBM layer is directly on the second work function metal layer and the second work function metal layer is directly on the BBM layer in the fourth region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2015
From: LAI, KUO-CHIH; CHANG, YUN-TZU; HSIAO, WEI-MING; HO, NIEN-TING; CHOU, SHIH-MIN; LU, YANG-JU; CHANG, CHING-YUN; CHEN, YEN-CHEN; LIN, KUAN-CHUN; HSU, CHI-MAO
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 037136/0973 →
Continuity (1)
Related Publication 20170148891A1 · May 25, 2017