IP Library Granted Patent US 10,504,467
Granted Patent B2
US 10,504,467 · App. 15/485,659 · Granted Dec 10, 2019

Display device and manufacturing method thereof

Inventors: Yoon-Jang Kim (Seoul, KR); Kwi Hyun Kim (Yongin-si, KR); Sung Ryul Kim (Asan-si, KR); Yun Seok Lee (Seoul, KR); Wan-Soon Im (Cheonan-si, KR)
Assignee: Samsung Display Co., Ltd.
G09G3/3677G02F1/1368G02F1/133345G02F1/136209G02F1/136286H01L27/124H01L27/1222H01L27/1288H01L27/3279H01L29/66757H01L29/66969H01L29/7869H01L29/78633H01L29/78675G02F1/13454G02F2001/136295G02F2201/123G02F2202/104
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,504,467
App. No.
15/485,659
Granted
Dec 10, 2019
Kind
B2
Abstract

A display device including a substrate, a gate driver disposed on the substrate and including a plurality of stages, a clock signal line disposed on the substrate, and transmitting a clock signal to at least one of the stages, a transistor disposed on the substrate, and a light blocking layer disposed between the substrate and the transistor and overlapping the transistor. The clock signal line includes a first conductive line and a second conductive line overlapping the first conductive line, and the first conductive line is disposed in the same layer as the light blocking layer.

Claims (35)

1. A display device comprising:

a substrate;

a gate driver disposed on the substrate and including a plurality of stages;

a clock signal line disposed on the substrate and transmitting a clock signal to at least one of the stages;

a transistor disposed on the substrate; and

a light blocking layer disposed between the substrate and the transistor and overlapping the transistor

wherein the clock signal line includes a first conductive line and a second conductive line overlapping the first conductive line, and

the first conductive line is disposed in the same layer as the light blocking layer.

2. The display device of claim 1 , wherein

the clock signal line is connected to the at least one stage by a connector, and

the first conductive line is electrically connected to the second conductive line by the connector.

3. The display device of claim 2 , wherein

the second conductive line includes a cutout overlapping the first conductive line, and

the connector is connected to the first conductive line through the cutout.

4. The display device of claim 3 , further comprising:

a first insulating layer disposed between the first conductive line and the second conductive line; and

a second insulating layer disposed on the first and second conductive lines,

wherein the connector is connected to the second conductive line through a first contact hole formed in the second insulating layer and is connected to the first conductive line through a second contact hole formed in the first and second insulating layers.

5. The display device of claim 4 , further comprising

an insulator disposed between the first insulating layer and the second conductive line and having a planar shape substantially the same as that of the second conductive line.

6. The display device of claim 1 , wherein

the first conductive line includes a first opening, and

the second conductive line includes a second opening overlapping the first opening.

7. The display device of claim 2 , wherein

the transistor includes a gate electrode, a source electrode, a drain electrode, and a semiconductor, and

the second conductive line is disposed in the same layer as the gate electrode of the transistor.

8. The display device of claim 7 , wherein

the connector is disposed in the same layer as the source electrode and the drain electrode of the transistor.

9. The display device of claim 7 , wherein

the semiconductor is disposed between the light blocking layer and the gate electrode.

10. The display device of claim 7 , wherein

the source electrode is electrically connected to the light blocking layer.

11. The display device of claim 2 , further comprising

a pixel electrode connected to the transistor,

wherein the connector is disposed in the same layer as the pixel electrode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 12, 2017
From: KIM, YOON-JANG; KIM, KWI HYUN; KIM, SUNG RYUL; LEE, YUN SEOK; IM, WAN-SOON
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 041984/0063 →
Priority Claims (1)
KR 10-2016-0048117 · Apr 20, 2016 · national
Continuity (1)
Related Publication 20170309242A1 · Oct 26, 2017
Cited By (2)
US 12,225,796 US 12,488,747