IP Library › Granted Patent US 10,505,557
Granted Patent B2
US 10,505,557 · App. 16/077,003 · Granted Dec 10, 2019

Analog-to-digital converter, electronic device, and method of controlling analog-to-digital converter

Inventor: Sachiya Tanaka (Kanagawa, JP)
Assignee: SONY CORPORATION
H03M1/002H03M1/38
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,505,557
App. No.
16/077,003
Granted
Dec 10, 2019
Kind
B2
Abstract

To reduce power consumption of a sequential comparison analog-to-digital converter. An analog-to-digital converter includes a sequential conversion unit, a determination unit, and a stop control unit. The sequential conversion unit sequentially generates a predetermined number of bits of a value corresponding to an analog signal when the analog signal is input. The determination unit determines whether a value of a digital signal including the predetermined number of bits is within a predetermined range whenever the bits are generated. The stop control unit stops the sequential conversion unit in a case in which the value of the digital signal is not within the predetermined range.

Claims (29)

1. An analog-to-digital converter, comprising:

a sequential conversion unit configured to sequentially generate a determined number of bits of a value corresponding to an input analog signal;

a determination unit configured to determine whether a value of a digital signal including the determined number of bits is within a range whenever the determined number of bits are generated; and

a stop control unit configured to stop the sequential conversion unit based on the value of the digital signal that is outside the range.

2. The analog-to-digital converter according to claim 1 , wherein the sequential conversion unit includes:

a comparator configured to:

compare the input analog signal to a reference signal; and

generate the determined number of bits based on a result of the comparison; and

a reference signal control unit configured to update a value of the reference signal whenever the determined number of bits are generated.

3. The analog-to-digital converter according to claim 1 , further comprising:

an output control unit configured to output a determination result obtained based on the determination whether the value of the digital signal is within the range.

4. The analog-to-digital converter according to claim 3 , wherein the output control unit is further configured to output the determination result based on the value of the digital signal that is within the range.

5. The analog-to-digital converter according to claim 1 , further comprising

a threshold holding unit configured to hold a threshold of a binary number, wherein

the threshold indicates a boundary of the range, and

the determination unit is further configured to determine whether the value of the digital signal is within the range based on the threshold.

6. The analog-to-digital converter according to claim 5 , wherein the determination unit is further configured to compare a value up to digits corresponding to the generated determined number of bits of the threshold to a value up to the generated determined number of bits of the digital signal.

7. The analog-to-digital converter according to claim 2 , wherein

the stop control unit is further configured to generate an end signal based on one of the value of the digital signal that is outside the range or output of the determined number of bits, and

the reference signal control unit is further configured to stop change of the value of the reference signal based on the end signal.

8. An electronic device, comprising:

a sequential conversion unit configured to sequentially generate a determined number of bits of a value corresponding to an input analog signal;

a determination unit configured to determine whether a value of a digital signal including the determined number of bits is within a range whenever the determined number of bits are generated;

a stop control unit configured to stop the sequential conversion unit based on the value of the digital signal that is outside the range; and

a digital signal processing unit configured to process the digital signal.

9. A method of controlling an analog-to-digital converter, the method comprising:

sequentially generating a determined number of bits of a value corresponding to an input analog signal;

determining whether a value of a digital signal including the determined number of bits is within a range whenever the determined number of bits are generated; and

stopping the sequential generation of the determined number of bits based on the value of the digital signal that is outside the range.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 9, 2018
From: TANAKA, SACHIYA
To: SONY CORPORATION
Reel/Frame 046607/0990 →
Priority Claims (1)
JP 2016-033930 · Feb 25, 2016 · national
Continuity (1)
Related Publication 20190036538A1 · Jan 31, 2019