IP Library Granted Patent US 10,522,193
Granted Patent B2
US 10,522,193 · App. 16/129,252 · Granted Dec 31, 2019

Processor with host and slave operating modes stacked with memory

Inventors: Nuwan S. Jayasena (Sunnyvale, CA); Gabriel H. Loh (Bellevue, WA); Bradford M. Beckmann (Redmond, WA); James M. O'Connor (Austin, TX); Lisa R. Hsu (Durham, NC)
Assignee: ADVANCED MICRO DEVICES, INC.
G11C5/06G06F12/02G06F12/10G06F13/1694G11C7/1006
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,522,193
App. No.
16/129,252
Granted
Dec 31, 2019
Kind
B2
Abstract

A system, method, and computer program product are provided for a memory device system. One or more memory dies and at least one logic die are disposed in a package and communicatively coupled. The logic die comprises a processing device configurable to manage virtual memory and operate in an operating mode. The operating mode is selected from a set of operating modes comprising a slave operating mode and a host operating mode.

Claims (53)

1. A logic die, comprising:

a processing device configurable to manage virtual memory and operate in an operating mode, wherein the operating mode is selected from a set of operating modes including a slave operating mode and a host operating mode;

command decode circuitry configured to:

pass a command from an external host processor to the processing device when the processing device is operated in the slave operating mode; and

receive the command and determine a command type of the command, wherein the command decode circuitry determines that the command is of a first command type on a condition that the command indicates a sequencing operation, and determines that the command is of a second command type on a condition that the command does not indicate the sequencing operation; and

determine a processing destination for the command based on the command type, wherein the processing destination is either the logic die or a memory die in communication with the logic die.

2. The logic die of claim 1 , wherein:

the logic die is communicatively coupled to an interposer die, which is communicatively coupled to the memory die;

the memory die, the interposer die, and the logic die are stacked in a horizontal configuration; and

the memory die and the logic die communicate through the interposer die.

3. The logic die of claim 1 , wherein:

the logic die is communicatively coupled to an additional logic die that is configurable to operate in the host operating mode; and

the logic die is configurable to operate in the slave operating mode.

4. The logic die of claim 1 , wherein:

the logic die is communicatively coupled to one or more additional memory dies;

the logic die is communicatively coupled to one or more additional logic dies that are communicatively coupled to the one or more additional memory dies;

the processing device is configurable to operate in the host operating mode; and

the one or more additional logic dies are configurable to operate in the slave operating mode.

5. The logic die of claim 1 , wherein the processing device is further configured to run autonomously and execute an operating system when operated in the host operating mode.

6. The logic die of claim 1 , wherein the processing device is further configured to fetch and execute an instruction stream when operated in the host operating mode.

7. The logic die of claim 1 , wherein:

the command decode circuitry is further configured to bypass the processing device; and

the memory die is configured to process the one or more commands based on the first command type.

8. The logic die of claim 1 , wherein the processing device is configured to process the one or more commands based on the second command type, the second command type being different from the first command type and indicating a requirement to perform one or more sequencing operations.

9. The logic die of claim 1 , wherein:

the external host processor is configured to execute an operating system in an asymmetric configuration with the processing device; and

the processing device is further configured to execute a spawned process from the external host processor.

10. The logic die of claim 1 , wherein the processing device is further configurable to operate in a hybrid operating mode, the hybrid operating mode comprising a combination of the slave operating mode and the host operating mode.

11. The logic die of claim 10 , wherein the processing device is further configured to run autonomously and accept commands from the external host processor when operated in the hybrid operating mode.

12. A logic die comprising a processing device configurable to manage virtual memory and operate in an operating mode, wherein the operating mode is selected from a set of operating modes including a slave operating mode and a host operating mode;

command decode circuitry configured to:

pass a command to the processing device when the processing device is operated in the slave operating mode; and

receive the command and determine a command type of the command, wherein the command decode circuitry determines that the command is of a first command type on a condition that the command indicates an identifier that specifies a software routine or a pointer to a user-defined software routine, and that the command is of a second command type on a condition that the command does not indicate the identifier or the pointer; and

determine a processing destination for the command based on the command type, wherein the processing destination is either the logic die or a memory die in communication with the logic die.

13. The logic die of claim 12 , wherein:

the logic die is communicatively coupled to an interposer die, which is communicatively coupled to the memory die;

the memory die and the logic die are stacked in a horizontal configuration; and

the memory die and the logic die communicate through the interposer die.

14. The logic die of claim 12 , wherein:

the logic die is communicatively coupled to an additional logic die that is configurable to operate in the host operating mode; and

the logic die is configurable to operate in the slave operating mode.

15. The logic die of claim 12 , wherein:

the logic die is communicatively coupled to one or more additional memory dies;

the logic die is communicatively coupled to one or more additional logic dies that are communicatively coupled to the one or more additional memory dies;

the processing device is configurable to operate in the host operating mode; and

the one or more additional logic dies are configurable to operate in the slave operating mode.

16. The logic die of claim 12 , wherein the processing device is further configured to run autonomously and execute an operating system when operated in the host operating mode.

17. The logic die of claim 12 , wherein the processing device is further configured to fetch and execute an instruction stream when operated in the host operating mode.

18. The logic die of claim 12 , wherein:

the command decode circuitry is further configured to bypass the processing device; and

the memory die is configured to process the one or more commands based on the first command type.

19. The logic die of claim 12 , wherein the processing device is configured to process the one or more commands based on the second command type, the second command type being different from the first command type and indicating a requirement to perform one or more sequencing operations.

20. The logic die of claim 12 , wherein the processing device is further configurable to operate in a hybrid operating mode, the hybrid operating mode comprising a combination of the slave operating mode and the host operating mode.

Continuity (2)
Continuation 13721395 · Dec 20, 2012
Related Publication 20190013051A1 · Jan 10, 2019