IP Library › Granted Patent US 10,529,755
Granted Patent B2
US 10,529,755 · App. 15/704,690 · Granted Jan 7, 2020

Image sensor having a photoelectric conversion layer coupled to a storage node through a pinning layer with P-type impurities

Inventors: Tae Yon Lee (Seoul, KR); Gwi Deok Lee (Suwon-si, KR); Masaru Ishii (Hwaseong-si, KR); Young Gu Jin (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H01L27/14614H01L27/1461H01L27/14616H01L27/14638H01L27/14667H01L27/14689H01L27/14812H04N5/361H04N5/378H04N5/379H04N5/37452H04N5/37457
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,529,755
App. No.
15/704,690
Granted
Jan 7, 2020
Kind
B2
Abstract

An image sensor includes a first photoelectric conversion layer that is configured to convert light to a first signal. The image sensor also includes a transfer transistor. The transfer transistor includes a storage node region which stores the first signal. The transfer transistor also includes a transfer gate which transfers the stored first signal, and a floating diffusion region that receives the first signal. The image sensor includes a reset transistor that resets the floating diffusion region, and a drive transistor which receives a pixel voltage. The drive transistor generates an output voltage. The image sensor also includes a selection transistor which outputs the output voltage. A reset drain voltage is applied to a drain electrode of the reset transistor, and is independent of the pixel voltage. The reset drain voltage ranges from about 0.1V to about 1.0V.

Claims (27)

1. An image sensor comprising:

an active pixel sensor array including a first pixel; and

a substrate on which the active pixel sensor array is disposed,

wherein the substrate includes a first surface and a second surface facing each other, and wherein the substrate is configured to receive light at the second surface, and

the first pixel includes:

a first lower electrode disposed on the second surface, and configured to receive a first voltage;

a first photoelectric conversion layer disposed on the first lower electrode;

an upper electrode disposed on the first photoelectric conversion layer, and configured to receive a second voltage that is higher than the first voltage;

a first storage node region, a first floating diffusion region, a reset source region, and a reset drain region that are disposed in the substrate and adjacent to the first surface, wherein the first storage node region and the first floating diffusion region include n-type impurities, and wherein the first storage node region includes a pinning layer which is connected to the first photoelectric conversion layer and which includes p-type impurities;

a first transfer gate disposed on the first surface, and interposed between the first storage node region and the first floating diffusion region;

a reset gate disposed on the first surface, and interposed between the reset source region and the reset drain region; and

a first through via which is disposed through the substrate, and configured to electrically connect the first lower electrode and the first storage node region,

wherein the reset source region is electrically connected to the first floating diffusion region, and

a reset drain voltage ranging from about 0.1V to about 1.0V is applied to the reset drain region.

2. The image sensor of claim 1 , wherein the first pixel further includes a second photoelectric conversion layer which is disposed in the substrate.

3. The image sensor of claim 1 , wherein the reset drain voltage ranges from about 0.3V to about 0.7V.

4. The image sensor of claim 1 , wherein the first pixel further includes a source follower gate which is spaced apart from the first transfer gate on the first surface, and the source follower gate is configured to electrically connect to the first floating diffusion region.

5. The image sensor of claim 1 , wherein the first pixel further includes:

a second lower electrode which is spaced apart from the first lower electrode on the second surface, and configured to receive a third voltage that is lower than the second voltage;

a second storage node region and a second floating diffusion region that are disposed in the substrate, adjacent to the first surface, and spaced apart from the first storage node region and the first floating diffusion region;

a second transfer gate disposed on the first surface, and interposed between the second storage node region and the second floating diffusion region; and

a second through via disposed vertically through the substrate, connecting the second lower electrode with the second storage node region.

6. The image sensor of claim 1 , wherein the active pixel sensor array further includes a second pixel spaced apart from the first pixel, and

the second pixel includes:

a second storage node region and a second floating diffusion region that are disposed in the substrate, adjacent to the first surface; and

a second transfer gate disposed on the first surface, and interposed between the second storage node region and the second floating diffusion region,

wherein the second floating diffusion region is electrically connected to the first floating diffusion region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2017
From: LEE, TAE YON; LEE, GWI DEOK; ISHII, MASARU; JIN, YOUNG GU
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 043592/0891 →
Priority Claims (1)
KR 10-2017-0001228 · Jan 4, 2017 · national
Continuity (1)
Related Publication 20180190699A1 · Jul 5, 2018
Cited By (1)
US 12,713,720