IP Library › Granted Patent US 10,542,226
Granted Patent B2
US 10,542,226 · App. 16/152,629 · Granted Jan 21, 2020

Imaging element, endoscope, and endoscope system

Inventors: Takanori Tanaka (Hachioji, JP); Masashi Saito (Akishima, JP); Takatoshi Igarashi (Hachioji, JP); Satoru Adachi (Tsuchiura, JP); Katsumi Hosogai (Tsukuba, JP); Nana Akahane (Yamanashi, JP)
Assignee: OLYMPUS CORPORATION
H04N5/3452A61B1/00009A61B1/045A61B1/05H01L27/1469H01L27/14618H01L27/14634H01L27/14636H04N5/3696H04N5/3698H04N5/378H04N5/3765
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,542,226
App. No.
16/152,629
Granted
Jan 21, 2020
Kind
B2
Abstract

An imaging element includes: a pixel chip where a pixel unit and a vertical selecting unit are arranged, the pixel unit including plural pixels that are arranged in a two-dimensional matrix, the pixels being configured to generate and output imaging signals; a transmission chip where at least a power source unit and a transmission unit are arranged; plural capacitative chips, each capacitative chip having capacitance functioning as a bypass condenser for a power source in the power source unit; and plural connecting portions configured to electrically connect the pixel chip, the transmission chip, and the capacitative chip respectively to another chip. The transmission chip is layered and connected at a back surface side of the pixel chip. The capacitative chips are layered and connected at a back surface side of the transmission chip. The connecting portions are arranged so as to overlap one another.

Claims (38)

1. An imaging element, comprising:

a pixel chip where a pixel unit and a vertical selecting unit are arranged, the pixel unit including plural pixels that are arranged in a two-dimensional matrix, the pixels being configured to generate and output imaging signals according to quantity of received light, the vertical selecting unit being configured to sequentially select the pixel unit in row units and read out the imaging signals;

a transmission chip where at least a power source unit and a transmission unit configured to transmit the imaging signals to a transmission cable are arranged;

plural capacitative chips, each capacitative chip having capacitance functioning as a bypass condenser for a power source in the power source unit; and

plural connecting portions configured to electrically connect the pixel chip, the transmission chip, and the capacitative chip respectively to another chip, wherein

the transmission chip is layered and connected, along a direction orthogonal to a light receiving surface of the pixel unit, at a back surface side of the pixel chip relative to a light entering surface of the pixel chip, by the connecting portions,

the capacitative chips are layered and connected, along the direction orthogonal to the light receiving surface of the pixel unit, at a back surface side of the transmission chip relative to a surface of the transmission chip, the surface being where the pixel chip has been layered, and

the connecting portions are arranged so as to overlap one another as viewed in the direction orthogonal to the light receiving surface of the pixel unit.

2. The imaging element according to claim 1 , further comprising:

a functional chip that are layered and connected along the direction orthogonal to the light receiving surface of the pixel unit and where plural function executing units configured to execute predetermined functions are arranged, wherein

the connecting portions are configured to electrically connect the pixel chip, the transmission chip, the capacitative chip, and the functional chip respectively to another chip.

3. The imaging element according to claim 2 , wherein

the plural function executing units include:

a reading unit configured to sequentially select predetermined pixels from the plural pixels and read out the imaging signals output from the selected pixels;

a timing control unit configured to control timing for the reading unit to read out the imaging signals output from the selected pixels; and

an A/D converter configured to performs A/D conversion on analog imaging signals output from the pixel chip.

4. The imaging element according to claim 1 , further comprising a probing pad to be contacted with an inspection probe, such that the probing pad overlaps the connecting portions.

5. The imaging element according to claim 4 , wherein the probing pad is formed at the pixel chip so as to overlap the connecting portions as viewed from a light receiving surface side of the pixel unit.

6. The imaging element according to claim 5 , further comprising a cover glass that is layered over a surface of the pixel chip, along the direction orthogonal to the light receiving surface of the pixel unit, the surface including a position of the probing pad.

7. The imaging element according to claim 4 , wherein the probing pad is formed at a back surface side of the pixel unit relative to the light receiving surface of the pixel unit so as to overlap the connecting portions as viewed from the light receiving surface side of the pixel unit.

8. The imaging element according to claim 3 , wherein

the transmission unit includes:

a driver configured to transmit the imaging signals to the transmission cable by a differential method; and

a multiplying unit configured to output a high-speed clock signal resulting from multiplication of a clock signal input from outside according to the number of bits of the A/D converter, and

the A/D converter includes:

a converter configured to convert the imaging signal read out by the reading unit, into a multi-bit digital signal; and

a serializer configured to convert, based on the high-speed clock signal output by the multiplying unit, a parallel digital signal that is the multi-bit digital signal into a serial digital signal, and transmit the serial digital signal to the transmission cable via the driver.

9. The imaging element according to claim 3 , wherein

the timing control unit includes:

a first timing control unit configured to generate a control signal for driving the vertical selecting unit configured to read out the imaging signals from the pixel unit to a vertical transfer line; and

a second timing control unit configured to generate a control signal for driving another function executing unit,

the first timing control unit is arranged at the third chip, and

the second timing control unit is arranged at the second chip.

10. An endoscope, comprising:

the imaging element according to claim 1 , at a distal end of an insertion unit of the endoscope, the insertion unit being insertable in a subject.

11. An endoscope system, comprising:

the endoscope according to claim 10 ; and

an image processing apparatus configured to convert the imaging signals into image signals.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2018
From: TANAKA, TAKANORI; SAITO, MASASHI; IGARASHI, TAKATOSHI; ADACHI, SATORU; HOSOGAI, KATSUMI; AKAHANE, NANA
To: OLYMPUS CORPORATION
Reel/Frame 047080/0532 →
Priority Claims (1)
JP 2016-087249 · Apr 25, 2016 · national
Continuity (2)
Continuation PCTJP2017006604 · Feb 22, 2017
Related Publication 20190037155A1 · Jan 31, 2019