IP Library › Granted Patent US 10,584,025
Granted Patent B2
US 10,584,025 · App. 15/834,424 · Granted Mar 10, 2020

MEMS microphone and method for manufacturing the same

Inventor: Xianchao Wang (Shanghai, CN)
Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION; SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION
B81B3/0051B81B3/001B81C1/00103H04R9/08H04R19/04B81B2201/0257B81B2203/0127B81B2203/0315B81B2203/0392B81B2203/04B81C2201/0109H04R19/005H04R31/00H04R2201/003
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,584,025
App. No.
15/834,424
Granted
Mar 10, 2020
Kind
B2
Abstract

A method for manufacturing a semiconductor device includes providing a semiconductor structure including a first electrode layer, forming a sacrificial layer on the first electrode layer, the sacrificial layer including a recess having a pointed bottom defining a depth, forming a second electrode layer on the sacrificial layer, the second electrode layer including a first opening exposing the recess, and forming a support layer filling the recess, the first opening, and on the second electrode layer. A portion of the support layer filling the recess forms a stopper having a height equal to the depth of the recess. The method also includes forming a second opening extending through the support layer and the second electrode layer and exposing a surface of the sacrificial layer, and removing a portion of the sacrificial layer to form a cavity.

Claims (15)

1. A semiconductor device, comprising:

a first electrode layer;

a sacrificial layer on the first electrode layer and including an opening exposing a surface of the first electrode layer;

a second electrode layer on the sacrificial layer and on the opening;

a cavity formed by the first electrode layer, the sacrificial layer, and the second electrode layer;

a first opening extending through the second electrode layer and to the cavity;

a support layer on the second electrode layer and having a stopper extending through the first opening and protruding into the cavity, the stopper having a pointed end; and

a second opening extending through the support layer and the second electrode layer and to the cavity.

2. The semiconductor device of claim 1 , wherein the sacrificial layer comprises a first sacrificial layer on the first electrode layer and a second sacrificial layer on the first sacrificial layer.

3. The semiconductor device of claim 2 , wherein the first sacrificial layer and the second sacrificial layer each comprise a dielectric material.

4. The semiconductor device of claim 3 , wherein the dielectric material comprises silicon oxide, silicon oxynitride, or ethyl orthosilicate.

5. The semiconductor device of claim 1 , wherein the through hole extends through the first electrode layer.

6. The semiconductor device of claim 1 , wherein the first electrode layer and the second electrode layer each comprise polysilicon or monocrystalline silicon.

7. The semiconductor device of claim 1 , wherein the support layer comprises silicon nitride.

8. The semiconductor device of claim 1 , wherein the first opening and the second opening each comprise a plurality of openings.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 7, 2017
From: WANG, XIANCHAO
To: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION; SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION
Reel/Frame 044330/0348 →
Priority Claims (1)
CN 2017 1 0045042 · Jan 22, 2017 · national
Continuity (1)
Related Publication 20180208455A1 · Jul 26, 2018