IP Library Granted Patent US 10,587,794
Granted Patent B2
US 10,587,794 · App. 15/962,704 · Granted Mar 10, 2020

Methods and apparatus for actuator control

Inventor: Yoshihisa Tabuchi (Gifu, JP)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H04N5/23212G02B7/09
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,587,794
App. No.
15/962,704
Granted
Mar 10, 2020
Kind
B2
Abstract

Various embodiments of the present technology may comprise methods and apparatus for actuator control. The methods and apparatus may comprise a control circuit adapted to generate a control signal and various signal processing functions to generate a calibration code that is used to calibrate the control circuit. The apparatus for actuator control may comprise an induced voltage detection circuit to detect an induced voltage and a calibration circuit to generate the calibration code, which is used to calibrate the induced voltage detection circuit.

Claims (62)

1. An actuator control circuit, comprising:

a drive circuit, coupled to the actuator and configured to supply a drive signal to the actuator; and

a feedback network connected to the drive circuit and configured to generate a feedback signal, wherein the feedback network comprises:

an induced voltage detection circuit connected to an output terminal of the drive circuit; and

a calibration circuit connected to the induced voltage detection circuit and configured to:

detect a DC offset level of the feedback signal; and

supply a code to the induced voltage detection circuit according to the detected DC offset level.

2. The actuator control circuit according to claim 1 , wherein the calibration circuit comprises:

a low pass filter; and

a logic circuit connected to an output terminal of the low pass filter.

3. The actuator control circuit according to claim 1 , wherein the feedback network further comprises an analog-to-digital converter (ADC) connected between the induced voltage detection circuit and the calibration circuit.

4. The actuator control circuit according to claim 3 , wherein the feedback network further comprises a feedback control circuit connected to an output terminal of the ADC.

5. The actuator control circuit according to claim 4 , wherein the calibration circuit is further configured to supply the code to the feedback control circuit to selectively operate the feedback control circuit.

6. The actuator control circuit according to claim 1 , further comprising a digital-to-analog converter (DAC) connected to an input terminal of the drive circuit and an input terminal of the induced voltage detection circuit.

7. The actuator control circuit according to claim 1 , wherein the induced voltage detection circuit comprises:

a replica circuit connected to an output terminal of the DAC configured to receive the code from the calibration circuit; and

a differential amplifier connected to an output terminal of the replica circuit.

8. The actuator control circuit according to claim 1 , wherein the induced voltage detection circuit is further configured to receive information relating to a direction of current though the drive circuit.

9. A method for controlling an actuator, comprising:

supplying a drive signal to the actuator;

detecting an induced voltage generated by the actuator;

generating a feedback signal according to the detected induced voltage;

detecting a DC offset level of the feedback signal;

calibrating the feedback signal, comprising:

selectively adjusting a resistance code based on the detected DC offset level; and

selectively operating a feedback control circuit based on the detected DC offset level; and

operating the actuator according to the feedback signal.

10. The method according to claim 9 , wherein selectively adjusting the resistance code comprises:

increasing the resistance code if the detected DC offset level is greater than a first threshold; and

decreasing the resistance code if the detected DC offset level is less than a second threshold.

11. The method according to claim 10 , wherein:

the first threshold is a predetermined positive value; and

the second threshold is a predetermined negative value.

12. The method according to claim 9 , wherein selectively operating the feedback control circuit comprises:

disabling the feedback control circuit prior to adjusting the resistance code; and

enabling the feedback control circuit after adjusting the resistance code.

13. An imaging system capable of performing autofocus with an actuator, comprising:

an image signal processor configured to generate a position signal; and

a camera module connected to the image signal processor, comprising:

an image sensor connected to the image signal processor; and

a control circuit connected to the image signal processor and configured to receive the position signal, wherein the control circuit comprises:

a drive circuit configured to supply a current to the actuator; and

a feedback network connected to the drive circuit and configured to generate a feedback signal, wherein the feedback network comprises:

an induced voltage detection circuit connected to an output terminal of the drive circuit; and

a calibration circuit connected to an output terminal of the induced voltage detection circuit and configured to:

 detect a DC offset level of the feedback signal; and

 supply a code to the induced voltage detection circuit according to the detected DC offset level;

wherein the control circuit generates a final position signal based on the position signal and the feedback signal.

14. The imaging system according to claim 13 , wherein the calibration circuit is further configured to increase the code if the detected DC offset level is greater than a predetermined positive threshold value.

15. The imaging system according to claim 13 , wherein the calibration circuit is further configured to decrease the code if the detected DC offset level is less than a predetermined negative threshold value.

16. The imaging system according to claim 13 , wherein the feedback network further comprises:

an analog-to-digital converter (ADC) connected between an output terminal of the induced voltage detection circuit and an input terminal of the calibration circuit; and

a feedback control circuit connected to a output terminal of the ADC.

17. The imaging system according to claim 16 , wherein:

the calibration circuit is further configured to supply the code to the feedback control circuit; and

the feedback control circuit is responsive to the code.

18. The imaging system according to claim 17 , wherein the feedback control circuit is disabled if the detected DC offset level is:

greater than a positive threshold value; and

less than a negative threshold value.

19. The imaging system according to claim 13 , wherein the calibration circuit comprises:

a low pass filter; and

a logic circuit connected to an output terminal of the low pass filter.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 047864, FRAME 0611 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064077/0298 →
PATENT SECURITY AGREEMENT Recorded Oct 16, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 047864/0611 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 25, 2018
From: TABUCHI, YOSHIHISA
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 045636/0256 →
Continuity (1)
Related Publication 20190335087A1 · Oct 31, 2019