IP Library › Granted Patent US 10,600,900
Granted Patent B2
US 10,600,900 · App. 16/118,603 · Granted Mar 24, 2020

Semiconductor device and electric apparatus

Inventors: Toshiya Yonehara (Kawasaki, JP); Tatsuo Shimizu (Shinagawa, JP); Hiroshi Ono (Setagaya, JP); Daimotsu Kato (Kawasaki, JP)
Assignee: Kabushiki Kaisha Toshiba
H01L29/778H01L23/5329H01L29/0649H01L29/40111H01L29/41725H01L29/4232H01L29/42352H01L29/4966H01L29/516H01L29/6684H01L29/7786H01L29/78391H01L29/2003H01L29/4236H01L29/4238H01L29/42336H01L29/513
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,600,900
App. No.
16/118,603
Granted
Mar 24, 2020
Kind
B2
Abstract

In one embodiment, a semiconductor device is provided with a semiconductor layer made of a nitride semiconductor, a first gate electrode, a first structure body between the first gate electrode and the semiconductor layer, and a first insulating layer between the semiconductor layer and the first structure body. The first structure body has a first intermediate layer made of a conductor to suppress generation of charges at respective interfaces with adjacent layers, a first layer having dielectric property between the first gate electrode and the first intermediate layer, and a second layer having dielectric property between the first gate electrode and the first layer, and has dipoles at an interface between the first layer and the second layer.

Claims (60)

1. A semiconductor device comprising:

a nitride semiconductor layer;

a first gate electrode;

a source electrode provided on the nitride semiconductor layer;

a drain electrode provided on the nitride semiconductor layer;

a first insulating layer provided between the nitride semiconductor layer and the first gate electrode;

a first conductor layer provided between the first gate electrode and the first insulating layer, and suppressing generation of charges at respective interfaces with adjacent layers;

a first dielectric layer provided between the first gate electrode and the first conductor layer; and

a second dielectric layer provided between the first gate electrode and the first dielectric layer,

wherein dipoles exist at an interface between the first dielectric layer and the second dielectric layer.

2. The semiconductor device according to claim 1 further comprising,

a second conductor layer provided between the first gate electrode and the second dielectric layer, and suppressing generation of charges at respective interfaces with adjacent layers;

a third dielectric layer provided between the first gate electrode and the second conductor layer; and

a fourth dielectric layer provided between the first gate electrode and the third dielectric layer,

wherein dipoles exist at an interface between the third dielectric layer and the fourth dielectric layer.

3. The semiconductor device according to claim 1 further comprising:

a second gate electrode;

a second conductor layer provided between the second gate electrode and the first insulating layer, and suppressing generation of charges at respective interfaces with adjacent layers;

a third dielectric layer provided between the second gate electrode and the second conductor layer; and

a fourth dielectric layer provided between the second gate electrode and the third dielectric layer,

wherein dipoles exist at an interface between the third dielectric layer and the fourth dielectric layer.

4. The semiconductor device according to claim 1 , wherein the first conductor layer includes at least one of amorphous silicon, polysilicon, Au, Pt, and W.

5. The semiconductor device according to claim 1 , wherein the first conductor layer includes a plurality of conductor materials.

6. The semiconductor device according to claim 1 , wherein the first dielectric layer includes SiO 2 , and the second dielectric layer includes HfO 2 , Al 2 O 3 , or TiO 2 .

7. The semiconductor device according to claim 1 , wherein the second dielectric layer includes SiO 2 , and the first dielectric layer includes La 2 O 3 , MgO or SrO.

8. The semiconductor device according to claim 1 , wherein at least one of the first dielectric layer and the second dielectric layer includes ferroelectric materials.

9. The semiconductor device according to claim 1 , wherein a thickness of the first insulating layer is larger than a total thickness of the first conductor layer, the first dielectric layer, and the second dielectric layer.

10. The semiconductor device according to claim 1 , wherein the first insulating layer includes SiO 2 .

11. The semiconductor device according to claim 1 , wherein the first insulating layer includes a plurality of dielectric materials.

12. An electric apparatus comprising:

an electric circuit including the semiconductor device according to claim 1 .

13. A semiconductor device comprising:

a nitride semiconductor layer;

a first gate electrode;

a source electrode provided on the nitride semiconductor layer;

a drain electrode provided on the nitride semiconductor layer;

a first insulating layer provided between the nitride semiconductor layer and the first gate electrode;

a first conductor layer provided between the first gate electrode and the first insulating layer, and including a conductive material having a work function of 4.8 eV or more;

a first dielectric layer provided between the first gate electrode and the first conductor layer; and

a second dielectric layer provided between the first gate electrode and the first dielectric layer,

wherein dipoles exist at an interface between the first dielectric layer and the second dielectric layer.

14. The semiconductor device according to claim 13 further comprising:

a second conductor layer provided between the first gate electrode and the second dielectric layer, and suppressing generation of charges at respective interfaces with adjacent layers;

a third dielectric layer provided between the first gate electrode and the second conductor layer; and

a fourth dielectric layer provided between the first gate electrode and the third dielectric layer,

wherein dipoles exist at an interface between the third dielectric layer and the fourth dielectric layer.

15. The semiconductor device according to claim 13 further comprising:

a second gate electrode;

a second conductor layer provided between the second gate electrode and the first insulating layer, and suppressing generation of charges at respective interfaces with adjacent layers;

a third dielectric layer provided between the second gate electrode and the second conductor layer; and

a fourth dielectric layer provided between the second gate electrode and the third dielectric layer,

wherein dipoles exist at an interface between the third dielectric layer and the fourth dielectric layer.

16. The semiconductor device according to claim 13 , wherein the first conductor layer includes at least one of amorphous silicon, polysilicon, Au, and Pt.

17. The semiconductor device according to claim 13 , wherein the first conductor layer includes a plurality of conductor materials.

18. The semiconductor device according to claim 13 , wherein the first dielectric layer includes SiO 2 , and the second dielectric layer includes HfO 2 , Al 2 O 3 , or TiO 2 .

19. The semiconductor device according to claim 13 , wherein the second dielectric layer includes SiO 2 , and the first dielectric layer includes La 2 O 3 , MgO or SrO.

20. The semiconductor device according to claim 13 , wherein at least one of the first dielectric layer and the second dielectric layer includes ferroelectric materials.

21. The semiconductor device according to claim 13 , wherein a thickness of the first insulating layer is larger than a total thickness of the first conductor layer, the first dielectric layer, and the second dielectric layer.

22. The semiconductor device according to claim 13 , wherein the first insulating layer includes SiO 2 .

23. The semiconductor device according to claim 13 , wherein the first insulating layer includes a plurality of dielectric materials.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 27, 2018
From: YONEHARA, TOSHIYA; SHIMIZU, TATSUO; ONO, HIROSHI; KATO, DAIMOTSU
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 046995/0183 →
Priority Claims (1)
JP 2017-200530 · Oct 16, 2017 · national
Continuity (1)
Related Publication 20190115461A1 · Apr 18, 2019