IP Library › Granted Patent US 10,602,170
Granted Patent B2
US 10,602,170 · App. 16/032,600 · Granted Mar 24, 2020

Signal extension method and system

Inventors: Feng Chen (Hefei Anhui, CN); Jin Su (Hefei Anhui, CN); Zhen Wang (Hefei Anhui, CN); Rongliang Yu (Shenzhen Guangdong, CN); Wenhan Yin (Shenzhen Guangdong, CN)
Assignee: LONTIUM SEMICONDUCTOR CORPORATION
H04N19/42H04N5/765H04N7/10H04N7/108H04N9/64H04N9/67H04N19/44H04N5/76
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,602,170
App. No.
16/032,600
Granted
Mar 24, 2020
Kind
B2
Abstract

A signal extension system is provided according to the present disclosure, which includes: a transmitting side chip and a receiving side chip connected to the transmitting side chip. The transmitting side chip is configured to receive high-definition video data and transmit the high-definition video data to the receiving side chip after performing first color space conversion, low compression, parallel-serial coding on the high-definition video data sequentially. The receiving side chip is configured to receive the high-definition video data transmitted from the transmitting side chip and output the high-definition video data to a display device for display after performing serial-parallel decoding, low decompression, and second color space conversion on the received high-definition video data. With the above signal extension system, a transmission distance of the high-definition video data is extended.

Claims (40)

1. A signal extension system, comprising:

a transmitting side chip,

a receiving side chip connected to the transmitting side chip, and

two bidirectional universal serial bus (USB) signal extension chips connected to each other, configured to transmit a USB signal and a control signal;

wherein

the control signal comprises a DDC signal and/or an AUX signal;

the transmitting side chip is configured to receive high-definition video data and transmit the high-definition video data to the receiving side chip after performing first color space conversion, low compression, parallel-serial coding on the high-definition video data sequentially; and

the receiving side chip is configured to receive the high-definition video data transmitted from the transmitting side chip and output the high-definition video data to a display device for display after performing serial-parallel decoding, low decompression, second color space conversion on the received high-definition video data.

2. The system according to claim 1 , wherein the transmitting side chip comprises:

a data receiving module, configured to receive a high-definition video data packet;

a protocol logic module connected to the data receiving module, configured to perform protocol unpacking on the high-definition video data packet received by the data receiving module to obtain the high-definition video data;

a first color space conversion module connected to the protocol logic module, configured to perform the first color space conversion on the high-definition video data transmitted from the protocol logic module;

a low compression module connected to the first color space conversion module, configured to perform the low compression on the high-definition video data subjected to the first color space conversion and transmitted from the first color space conversion module;

a universal serializer and deserializer (SERDES) coding and parallel-serial conversion module connected to the low compression module, configured to perform coding and parallel-serial conversion on the compressed high-definition video data transmitted from the low compression module; and

a data transmitting module connected to the universal SERDES coding and parallel-serial conversion module, configured to transmit serial high-definition video data transmitted from the universal SERDES coding and parallel-serial conversion module to the receiving side chip.

3. The system according to claim 1 , wherein the receiving side chip comprises:

a signal receiving module, configured to receive the high-definition video data transmitted from the transmitting side chip;

a universal serializer and deserializer (SERDES) decoding and serial-parallel conversion module connected to the signal receiving module, configured to perform decoding and serial-parallel conversion on the high-definition video data received by the signal receiving module;

a data decompression module connected to the universal SERDES decoding and serial-parallel conversion module, configured to perform the low decompression on the high-definition video data transmitted from the universal SERDES decoding and serial-parallel conversion module;

a second color space conversion module connected to the data decompression module, configured to perform the second color space conversion on the high-definition video data transmitted from the data decompression module;

a protocol packing module connected to the second color space conversion module, configured to perform protocol packing on the high-definition video data subjected to the second color space conversion and transmitted from the second color space conversion module to obtain a high-definition video data packet; and

a signal transmitting module connected to the protocol packing module, configured to transmit the high-definition video data packet transmitted from the protocol packing module to the display device for display.

4. The system according to claim 1 , wherein the two bidirectional USB signal extension chips are connected to each other via a pair of differential lines.

5. The system according to claim 1 , wherein the transmitting side chip and the receiving side chip are connected via a pair of differential lines.

6. The system according to claim 5 , wherein the transmitting side chip and the receiving side chip are connected via three or less pairs of differential lines.

7. The system according to claim 1 , wherein

the transmitting side chip is an application specific integrated circuit (ASIC) chip or a field programmable gate array (FPGA) chip; and

the receiving side chip is an ASIC chip or an FPGA chip.

8. A signal extension method applied to a data transmitting side, comprising:

receiving high-definition video data;

performing first color space conversion, low compression, coding and parallel-serial conversion on the high-definition video data sequentially;

transmitting the processed high-definition video data to a data receiving side, wherein the data receiving side processes the high-definition video data and transmits the high-definition video data to a display device for display; and

receiving a control signal and transmitting the control signal, by a first bidirectional USB signal extension chip on the data transmitting side, to a second bidirectional USB signal extension chip on the data receiving side, wherein the first bidirectional USB signal extension chip and the second bidirectional USB signal extension chip are connected with each other, and the control signal comprises DDC signal and/or AUX signal.

9. A signal extension method applied to a data receiving side, comprising:

receiving high-definition video data transmitted from a data transmitting side, wherein the high-definition video data is high-definition video data subjected to first color space conversion, low compression, coding and parallel-serial conversion performed by the data transmitting side;

performing decoding, serial-parallel conversion, decompression and second color space conversion on the high-definition video data sequentially;

transmitting the processed high-definition video data to a display device, wherein the display device displays the high-definition video data;

receiving a control signal by a second bidirectional USB signal extension chip; and

transmitting the control signal to the display device, wherein the display device controls a display process of the high-definition video data based on the control signal,

wherein the control signal is transmitted from the data transmitting side by a first bidirectional USB signal extension chip, the first bidirectional USB signal extension chip and the second bidirectional USB signal extension chip are connected with each other, and the control signal comprises DDC signal and/or AUX signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2018
From: CHEN, FENG; SU, JIN; WANG, ZHEN; YU, RONGLIANG; YIN, WENHAN
To: LONTIUM SEMICONDUCTOR CORPORATION
Reel/Frame 046538/0617 →
Priority Claims (3)
CN 2017 1 0607011 · Jul 24, 2017 · national
CN 2017 2 0903746 U · Jul 24, 2017 · national
TW 106140889 A · Nov 24, 2017 · national
Continuity (1)
Related Publication 20190028724A1 · Jan 24, 2019
Cited By (1)
US 12,621,475