IP Library Granted Patent US 10,620,483
Granted Patent B2
US 10,620,483 · App. 16/085,601 · Granted Apr 14, 2020

Method of producing liquid crystal panel

Inventors: Youhei Nakanishi (Sakai, JP); Masayuki Kanehiro (Sakai, JP); Shota Okamoto (Sakai, JP); Shinsuke Maeda (Sakai, JP)
Assignee: SHARP KABUSHIKI KAISHA
G02F1/1339G02F1/1341G02F1/1343G02F1/133512G02F1/133514G09F9/00G02F2201/56
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,620,483
App. No.
16/085,601
Granted
Apr 14, 2020
Kind
B2
Abstract

A method of producing a liquid crystal panel 10 having a non-quadrangular outline includes a common liquid crystal panel producing process, a cutting process of cutting the common liquid crystal panel 50 along a cutting line L 10 that is along the outline such that a part of the sealing material 54 is removed and a remaining part of the sealing material 54 remains and forming on the common liquid crystal panel 50 a sealing material removed edge portion 50 A at which the part of the sealing material 54 is removed to expose the liquid crystal layer 51 , a line correction process of correcting the lines 55, 56, 59 near the processed edge portion 53 E of the array substrate 53 , and a sealing process of providing sealing resin R on the sealing material removed edge portion 50 A to close a space between the processed edge portions 52 E, 53 E of the substrates and seal the liquid crystal layer 51 with the remaining part of the sealing material 54.

Claims (11)

1. A method of producing a liquid crystal panel having a non-quadrangular outline, the method comprising:

a common liquid crystal panel producing process of producing a common liquid crystal panel at least including a line substrate having lines thereon, a liquid crystal layer, a counter substrate opposite the line substrate and having the liquid crystal layer therebetween, and sealing material that is formed in a frame shape and between the line substrate and the counter substrate and surrounds and seals the liquid crystal layer;

a cutting process of cutting the common liquid crystal panel along a cutting line that is along the non-quadrangular outline such that a part of the sealing material is removed and a remaining part of the sealing material remains, and forming a sealing material removed edge portion including an edge portion of the line substrate and an edge portion of the counter substrate at which the part of the sealing material is removed to expose the liquid crystal layer;

a line correction process of correcting the line near the edge portion of the line substrate, and

a sealing process of providing sealing resin on the sealing material removed edge portion to close a space between the edge portion of the line substrate and the edge portion of the counter substrate and seal the liquid crystal layer with the remaining part of the sealing material, wherein

in the cutting process, the common liquid crystal panel is cut such that the edge portion of the line substrate is located outside of the edge portion of the counter substrate.

2. The method according to claim 1 , wherein in the sealing process, the sealing resin is disposed with coating on the edge portion of the line substrate that is on the outer side than the edge portion of the counter substrate.

3. The method according to claim 1 , wherein the sealing process is performed after the line correction process.

4. The method according to claim 1 , wherein in the line correction process, a part of the line that is adjacent to the cutting line is cut.

5. The method according to claim 1 , wherein in the common liquid crystal panel producing process, a switching component connected to the line, a pixel electrode connected to the switching component, a common electrode disposed over the pixel electrode are at least formed on the line substrate.

6. The method according to claim 1 , wherein in the common liquid crystal panel producing process, monolithic gate drivers are arranged dispersedly on an inner side with respect to the sealing material on the line substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2018
From: NAKANISHI, YOUHEI; KANEHIRO, MASAYUKI; OKAMOTO, SHOTA; MAEDA, SHINSUKE
To: SHARP KABUSHIKI KAISHA
Reel/Frame 046886/0086 →
Priority Claims (1)
JP 2016-067276 · Mar 30, 2016 · national
Continuity (1)
Related Publication 20190033638A1 · Jan 31, 2019
Cited By (1)
US 12,530,095