IP Library › Granted Patent US 10,622,455
Granted Patent B2
US 10,622,455 · App. 16/006,981 · Granted Apr 14, 2020

Enhancement-mode GaN transistor with selective and nonselective etch layers for improved uniformity in GaN spacer thickness

Inventors: Jianjun Cao (Torrance, CA); Robert Beach (La Crescenta, CA); Guangyuan Zhao (Torrance, CA); Yoganand Saripalli (El Segundo, CA); Zhikai Tang (Torrance, CA)
Assignee: Efficient Power Conversion Corporation
H01L29/66462H01L21/30621H01L29/1066H01L29/432H01L29/7786H01L29/7787H01L21/28587H01L27/0605H01L29/2003H01L29/41766
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,622,455
App. No.
16/006,981
Granted
Apr 14, 2020
Kind
B2
Abstract

An enhancement-mode transistor gate structure which includes a spacer layer of GaN disposed above a barrier layer, a first layer of pGaN above the spacer layer, an etch stop layer of p-type Al-containing column III-V material, for example, pAlGaN or pAlInGaN, disposed above the first p-GaN layer, and a second p-GaN layer, having a greater thickness than the first p-GaN layer, disposed over the etch stop layer. The etch stop layer minimizes damage to the underlying barrier layer during gate etching steps, and improves GaN spacer thickness uniformity.

Claims (18)

1. A method of forming a transistor with a uniform spacer layer in areas surrounding the transistor gate, comprising:

providing a transistor gate structure comprising:

a barrier layer;

a spacer layer disposed above the barrier layer, the spacer layer comprising a column III-V material;

a first layer comprising p-type or compensated column III-V material disposed above the spacer layer;

an etch stop layer comprising a p-type Al-containing column III-V material disposed above the spacer layer and the first layer comprising p-type or compensated column III-V material; and

a second layer comprising p-type or compensated column III-V material positioned above the etch stop layer, the second layer comprising p-type or compensated column III-V material being thicker than the first layer comprising p-type or compensated column III-V material;

positioning a mask over a gate region of the second layer comprising p-type or compensated column III-V material;

performing a first etch of the second layer comprising p-type or compensated column III-V material outside the gate region with an etch recipe that is selective to the p-type Al-containing column III-V material of the etch stop layer, such that the etch stops on the etch stop layer;

performing a second etch through the mask with an etch recipe that is non-selective to the p-type Al-containing column III-V material of the etch stop layer, such that the etch stop layer and the first layer comprising p-type or compensated column III-V material are completely etched outside the gate region covered by the mask, and the entire spacer layer outside the gate region covered by the mask is partially and uniformly etched.

2. The method of claim 1 , wherein the spacer layer comprises GaN.

3. The method of claim 1 , wherein the first and second layers of p-type or compensated column III-V material comprise pGaN.

4. The method of claim 1 , wherein the etch stop layer comprises pAlGaN or pAlInGaN.

5. The method of claim 4 , wherein the first and second layers of p-type or compensated column III-V material comprise pAlGaN or pAlInGaN, and the Al content of the first and second layers is less than Al content of the etch stop layer.

6. The method of claim 1 , wherein the spacer layer has a thickness of 1 nm-6 nm, the first layer comprising p-type or compensated column III-V material has a thickness of 1 nm-30 nm, the etch stop layer has a thickness of 0.5 nm 2 nm, and the second layer comprising p-type or compensated column III-V material has a thickness of 20 nm-100 nm.

7. The method of claim 1 , wherein the second etch results in the spacer layer being thicker in the gate region than outside the gate region, and the thickness of the spacer layer outside the gate region is substantially uniform.

8. The method of claim 1 , further comprising an additional etch stop layer disposed above the second layer comprising p-type or compensated column III-V material, and an additional layer of p-type or compensated column III-V material disposed above the additional etch stop layer, wherein the thickness of the structure between the barrier layer and the etch stop layer is less than the thickness of the structure between the etch stop layer and the additional etch stop layer, and wherein an additional etch is performed for the additional etch stop layer, resulting in graduated etching.

9. The method of claim 8 , wherein the additional etch stop layer has a different Al concentration and/or a different thickness than the etch stop layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 27, 2018
From: CAO, JIANJUN; BEACH, ROBERT; ZHAO, GUANGYUAN; SARIPALLI, YOGANAND; TANG, ZHIKAI
To: EFFICIENT POWER CONVERSION CORPORATION
Reel/Frame 046992/0278 →
Continuity (2)
Provisional Application 62520262 · Jun 15, 2017
Related Publication 20180366559A1 · Dec 20, 2018