IP Library › Granted Patent US 10,636,761
Granted Patent B2
US 10,636,761 · App. 16/115,060 · Granted Apr 28, 2020

Method of fabricating a semiconductor package

Inventors: Kwang-Seong Choi (Daejeon, KR); Yong-Sung Eom (Daejeon, KR); Keon-Soo Jang (Daejeon, KR); Seok Hwan Moon (Daejeon, KR); Hyun-Cheol Bae (Sejong-si, KR); Ieeseul Jeong (Seoul, KR); Wagno Alves Braganca Junior (Incheon, KR)
Assignee: Electronics and Telecommunications Reearch Institute
H01L24/32B23K26/20H01L24/09H01L24/13H01L24/16H01L24/29H01L24/81H01L24/83H01L2224/0401H01L2224/16227H01L2224/32225H01L2224/73204H01L2224/81192H01L2224/81224H01L2224/81424H01L2224/81447H01L2224/83224H01L2224/92125H01L2924/1434H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,636,761
App. No.
16/115,060
Granted
Apr 28, 2020
Kind
B2
Abstract

Provided is a method of fabricating a semiconductor package. The method includes preparing a package substrate having a substrate pad, and mounting a semiconductor chip on the substrate pad. Mounting the semiconductor chip includes forming a resin layer containing a solder and reducing agent granules having a first capsule layer, between a chip pad of the semiconductor chip and the substrate pad, and bonding the chip pad to the substrate pad using laser irradiated to the semiconductor chip.

Claims (27)

1. A method of fabricating a semiconductor package, the method comprising:

preparing a package substrate having a substrate pad; and

mounting a semiconductor chip on the substrate pad,

wherein mounting the semiconductor chip comprises:

forming a resin layer between a chip pad of the semiconductor chip and the substrate pad, the resin layer comprising a solder and reducing agent granules having a first capsule layer a second capsule layer in the first capsule layer, and curing agent granules in the second capsule layer; and

bonding the chip pad to the substrate pad using laser irradiated to the semiconductor chip,

wherein bonding the chip pad to the substrate pad comprises:

removing the first capsule layer by heat generated from the laser;

removing first to third metal oxide layers on the substrate pad, the solder and the chip pad using the reducing agent granules; and

connecting the chip pad to the substrate pad.

2. The method of fabricating a semiconductor package of claim 1 , wherein the second capsule layer has a melting point higher than the melting point of the first capsule layer.

3. The method of fabricating a semiconductor package of claim 1 , wherein the first capsule layer comprises polyphenylene sulfide and the second capsule layer comprises polyether ether ketone.

4. The method of fabricating a semiconductor package of claim 1 , wherein the resin layer further comprises a base material layer.

5. The method of fabricating a semiconductor package of claim 4 , further comprising:

removing the second capsule layer using the heat generated by the laser; and

curing the base material layer using the curing agent granules.

6. The method of fabricating a semiconductor package of claim 1 , wherein the curing agent granules comprise aliphatic amines, aromatic amines, cycloaliphatic amines, phenalkamines, imidazoles, carboxylic acids, anhydrides, polyamide-based hardeners, phenolic curing agents, or waterborne curing agents.

7. The method of fabricating a semiconductor package of claim 1 , wherein the reducing agent granules comprise bulky group-substituted hydroxyl compounds or carboxylic acids.

8. The method of fabricating a semiconductor package of claim 1 , wherein mounting the semiconductor chip further comprises providing the semiconductor chip on the resin layer.

9. The method of fabricating a semiconductor package of claim 1 , wherein the solder comprises a solder ball, and

mounting the semiconductor chip comprises:

forming the solder ball on the substrate pad; and

providing the semiconductor chip on the solder ball.

10. The method of fabricating a semiconductor package of claim 1 , wherein the resin layer further comprises:

a base material layer; and

a curing agent which is mixed in the base material layer to cure the base material layer by the heat of the laser.

11. The method of fabricating a semiconductor package of claim 1 , wherein bonding the chip pad to the substrate pad further comprises pressing the semiconductor chip into the package substrate by using a transparent block.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE SIXTH INVENTORS NAME PREVIOUSLY RECORDED AT REEL: 046728 FRAME: 0807. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT . Recorded Oct 5, 2018
From: CHOI, KWANG-SEONG; EOM, YONG-SUNG; JANG, KEON-SOO; MOON, SEOK HWAN; BAE, HYUN-CHEOL; JEONG, LEESEUL; ALVES BRAGANCA JUNIOR, WAGNO
To: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
Reel/Frame 047197/0306 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2018
From: CHOI, KWANG-SEONG; EOM, YONG-SUNG; JANG, KEON-SOO; MOON, SEOK HWAN; BAE, HYUN-CHEOL; JUNG, LEESEUL; ALVES BRAGANCA JUNIOR, WAGNO
To: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
Reel/Frame 046728/0807 →
Priority Claims (2)
KR 10-2017-0109723 · Aug 29, 2017 · national
KR 10-2018-0069201 · Jun 15, 2018 · national
Continuity (1)
Related Publication 20190067235A1 · Feb 28, 2019