IP Library › Granted Patent US 10,657,294
Granted Patent B2
US 10,657,294 · App. 16/581,855 · Granted May 19, 2020

Non-volatile memory with physical unclonable function

Inventors: Christoph Hans Joachim Garbe (Neu Wulmstorf, DE); Soenke Ostertun (Wedel, DE)
Assignee: NXP B.V.
G06F21/79G11C16/0433H04L9/0866
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,657,294
App. No.
16/581,855
Granted
May 19, 2020
Kind
B2
Abstract

In accordance with a first aspect of the present disclosure, a non-volatile memory is provided, comprising: a plurality of storage elements; a plurality of access transistors, said access transistors being connected to one or more of said storage elements; a measurement unit, wherein said measurement unit is configured to measure a variation between electrical characteristics of said access transistors; a processing unit configured to use said variation between electric characteristics as a physical unclonable function. In accordance with a second aspect of the present disclosure, a corresponding method of manufacturing a non-volatile memory is conceived.

Claims (23)

1. A non-volatile memory, comprising:

a plurality of storage elements;

a plurality of access transistors, said access transistors being connected to one or more of said storage elements;

a measurement unit, wherein said measurement unit is configured to measure a variation between electrical characteristics of said access transistors;

a processing unit configured to use said variation between electric characteristics as a physical unclonable function.

2. The memory of claim 1 , wherein the measurement unit is configured to measure the variation between electrical characteristics by comparing currents through access transistors with the same gate voltage.

3. The memory of claim 1 , wherein the measurement unit is configured to measure the variation between electrical characteristics by connecting gate voltages of the access transistors to drain voltages of the access transistors and forcing a predefined current through the access transistors.

4. The memory of claim 1 , wherein the measurement unit is configured to measure the variation between electrical characteristics by comparing, between access transistors, voltages for conducting a predefined current.

5. The memory of claim 1 , wherein the electric characteristics are the threshold voltages of the access transistors.

6. The memory of claim 1 , wherein the measurement unit is configured to measure a variation between electrical characteristics of a subset of said access transistors.

7. The memory of claim 6 , wherein said subset is defined in read-only memory, ROM, code.

8. The memory of claim 1 , wherein the access transistors are N-type metal-oxide-semiconductor, NMOS, transistors.

9. The memory of claim 1 , wherein the processing unit is further configured to apply redundancy to the measured variation between electrical characteristics.

10. The memory of claim 9 , wherein applying said redundancy comprises applying an error correction scheme to the measured variation between electrical characteristics.

11. The memory of claim 1 , wherein the processing unit is further configured to generate an encryption key based on the physical unclonable function.

12. The memory of claim 1 , wherein each access transistor is connected in series with one or more of said storage elements.

13. The memory of claim 1 , being a flash memory.

14. A security device comprising the memory of claim 1 .

15. A method of manufacturing a non-volatile memory, comprising:

providing the non-volatile memory with a plurality of storage elements;

providing the non-volatile memory with a plurality of access transistors, said access transistors being connected to one or more of said storage elements;

providing the non-volatile memory with a measurement unit, wherein said measurement unit is configured to measure a variation between electrical characteristics of said access transistors;

providing the non-volatile memory with a processing unit, wherein the processing unit is configured to use said variation between electrical characteristics as a physical unclonable function.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2019
From: GARBE, CHRISTOPH HANS JOACHIM; OSTERTUN, SOENKE
To: NXP B.V.
Reel/Frame 050481/0941 →
Priority Claims (1)
EP 18200533 · Oct 15, 2018 · regional
Continuity (1)
Related Publication 20200117836A1 · Apr 16, 2020