IP Library › Granted Patent US 10,685,616
Granted Patent B2
US 10,685,616 · App. 16/304,978 · Granted Jun 16, 2020

Shift register circuit, method for driving the same, gate drive circuit, and display panel

Inventor: Weiyun Huang (Beijing, CN)
Assignees: BOE Technology Group Co., Ltd.; Chengdu BOE Optoelectronics Technology Co., Ltd.
G09G3/3677G09G3/3266G11C19/28G09G2310/0286G09G2310/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,685,616
App. No.
16/304,978
Granted
Jun 16, 2020
Kind
B2
Abstract

The disclosure discloses a shift register circuit, a method for driving the same, a gate drive circuit, and a display panel, and the shift register circuit includes: an input circuit, a first control circuit, a second control circuit, a third control circuit, a first output circuit, and a second output circuit, where the input circuit, the first control circuit, the second control circuit, the third control circuit, the first output circuit, and the second output circuit can cooperate with each other, thus shortening a period of time for pulling down the drive signal output terminal, improving a drive capability of the shift register circuit, and lowering power consumption of the shift register circuit.

Claims (66)

1. A shift register circuit, comprising: an input circuit, a first control circuit, a second control circuit, a third control circuit, a first output circuit, and a second output circuit, wherein:

the input circuit is connected respectively with an input signal terminal, a first clock signal terminal, a first reference signal terminal, a first node, and a second node, and configured to provide the first node with a signal of the input signal terminal, and the second node with a signal of the first reference signal terminal respectively under control of the first clock signal terminal, wherein the first reference signal terminal, the first node and the second node are separate nodes;

the first control circuit is connected respectively with the first reference signal terminal, the first node, and a third node, and configured to connect the first node with the third node under control of the first reference signal terminal, and to disconnect the first node from the third node while the first node is in a floating state;

the second control circuit is connected respectively with the first clock signal terminal, the second node, and the third node, and configured to provide the second node with a signal of the first clock signal terminal under control of a signal of the third node;

the third control circuit is connected respectively with a second clock signal terminal, a second reference signal terminal, the first node, and the second node, and configured to provide the first node with a signal of the second reference signal terminal under control of both signals of the second clock signal terminal and the second node;

the first output circuit is connected respectively with the second clock signal terminal, the third node, and a drive signal output terminal, and configured to provide the drive signal output terminal with a signal of the second clock signal terminal under the control of the signal of the third node, and to maintain a stable difference in voltage between the third node and the drive signal output terminal while the first node is in the floating state; and

the second output circuit is connected respectively with the second reference signal terminal, the second node, and the drive signal output terminal, and configured to provide the drive signal output terminal with the signal of the second reference signal terminal under control of a signal of the second node, and to maintain a stable difference in voltage between the second node and the drive signal output terminal while the second node is in a floating state.

2. The shift register circuit according to claim 1 , wherein the second control circuit comprises: a first switch transistor, wherein:

a control electrode of the first switch transistor is connected with the third node, a first electrode of the first switch transistor is connected with the first clock signal terminal, and a second electrode of the first switch transistor is connected with the second node.

3. The shift register circuit according to claim 1 , wherein the input circuit comprises: a second switch transistor and a third switch transistor, wherein:

a control electrode of the second switch transistor is connected with the first clock signal terminal, a first electrode of the second switch transistor is connected with the input signal terminal, and a second electrode of the second switch transistor is connected with the first node; and

a control electrode of the third switch transistor is connected with the first clock signal terminal, a first electrode of the third switch transistor is connected with the first reference signal terminal, and a second electrode of the third switch transistor is connected with the second node.

4. The shift register circuit according to claim 1 , wherein the first control circuit comprises: a fourth switch transistor, wherein:

a control electrode of the fourth switch transistor is connected with the first reference signal terminal, a first electrode of the fourth switch transistor is connected with the third node, and a second electrode of the fourth switch transistor is connected with the first node.

5. The shift register circuit according to claim 1 , wherein the third control circuit comprises: a fifth switch transistor and a sixth switch transistor, wherein:

a control electrode of the fifth switch transistor is connected with the second node, a first electrode of the fifth switch transistor is connected with the second reference signal terminal, and a second electrode of the fifth switch transistor is connected with a first electrode of the sixth switch transistor; and

a control electrode of the sixth switch transistor is connected with the second clock signal terminal, and a second electrode of the sixth switch transistor is connected with the first node.

6. The shift register circuit according to claim 1 , wherein the first output circuit comprises: a seventh switch transistor and a first capacitor, wherein:

a control electrode of the seventh switch transistor is connected with the third node, a first electrode of the seventh switch transistor is connected with the second clock signal terminal, and a second electrode of the seventh switch transistor is connected with the drive signal output terminal; and

a first terminal of the first capacitor is connected with the third node, and a second terminal of the first capacitor is connected with the drive signal output terminal.

7. The shift register circuit according to claim 1 , wherein the second output circuit comprises: an eighth switch transistor and a second capacitor, wherein:

a control electrode of the eighth switch transistor is connected with the second node, a first electrode of the eighth switch transistor is connected with the second reference signal terminal, and a second electrode of the eighth switch transistor is connected with the drive signal output terminal; and

a first terminal of the second capacitor is connected with the second node, and a second terminal of the second capacitor is connected with the second reference signal terminal.

8. A gate drive circuit, comprising a plurality of cascaded shift register circuits, wherein:

an input signal terminal of a shift register circuit in a first level is connected with a frame trigger signal terminal; and

input signal terminals of respective shift register circuits in other levels than the shift register circuit in the first level are connected respectively with drive signal output terminals of shift register circuits in preceding levels connected therewith;

wherein each shift register circuit comprises: an input circuit, a first control circuit, a second control circuit, a third control circuit, a first output circuit, and a second output circuit, wherein:

the input circuit is connected respectively with an input signal terminal, a first clock signal terminal, a first reference signal terminal, a first node, and a second node, and configured to provide the first node with a signal of the input signal terminal, and the second node with a signal of the first reference signal terminal respectively under control of the first clock signal terminal, wherein the first reference signal terminal, the first node and the second node are separate nodes;

the first control circuit is connected respectively with the first reference signal terminal, the first node, and a third node, and configured to connect the first node with the third node under control of the first reference signal terminal, and to disconnect the first node from the third node while the first node is in a floating state;

the second control circuit is connected respectively with the first clock signal terminal, the second node, and the third node, and configured to provide the second node with a signal of the first clock signal terminal under control of a signal of the third node;

the third control circuit is connected respectively with a second clock signal terminal, a second reference signal terminal, the first node, and the second node, and configured to provide the first node with a signal of the second reference signal terminal under control of both signals of the second clock signal terminal and the second node;

the first output circuit is connected respectively with the second clock signal terminal, the third node, and a drive signal output terminal, and configured to provide the drive signal output terminal with a signal of the second clock signal terminal under the control of the signal of the third node, and to maintain a stable difference in voltage between the third node and the drive signal output terminal while the first node is in the floating state; and

the second output circuit is connected respectively with the second reference signal terminal, the second node, and the drive signal output terminal, and configured to provide the drive signal output terminal with the signal of the second reference signal terminal under control of a signal of the second node, and to maintain a stable difference in voltage between the second node and the drive signal output terminal while the second node is in a floating state.

9. A display panel, comprising the gate drive circuit according to claim 8 .

10. A method for driving the shift register circuit according to claim 1 , the method comprising: a first stage, a second stage, a third stage, and a fourth stage, wherein:

in the first stage, the input circuit provides the first node with the signal of the input signal terminal, and the second node with the signal of the first reference signal terminal under the control of the first clock signal terminal respectively; the first control circuit connects the first node with the third node under the control of the first reference signal terminal; the second control circuit provides the second node with the signal of the first clock signal terminal under the control of the signal of the third node; the first output circuit provides the drive signal output terminal with the signal of the second clock signal terminal under the control of the signal of the third node; and the second output circuit provides the drive signal output terminal with the signal of the second reference signal terminal under the control of the signal of the second node;

in the second stage, the first output circuit provides the drive signal output terminal with the signal of the second clock signal terminal under the control of the signal of the third node, and a stable difference in voltage between the third node and the drive signal output terminal is maintained while the first node is in the floating state; the second control circuit provides the second node with the signal of the first clock signal terminal under the control of the signal of the third node; and the first control circuit disconnects the first node from the third node while the first node is in the floating state;

in the third stage, the input circuit provides the first node with the signal of the input signal terminal, and the second node with the signal of the first reference signal terminal respectively under the control of the first clock signal terminal; the first control circuit connects the first node with the third node under the control of the first reference signal terminal; and the second output circuit provides the drive signal output terminal with the signal of the second reference signal terminal under the control of the signal of the second node; and

in the fourth stage, the second output circuit provides the drive signal output terminal with the signal of the second reference signal terminal under the control of the signal of the second node, and a stable difference in voltage between the second node and the drive signal output terminal is maintained while the second node is in the floating state; the third control circuit provides the first node with the signal of the second reference signal terminal under the control of both the signals of the second clock signal and the second node; and the first control circuit connects the first node with the third node under the control of the first reference signal terminal.

11. A shift register circuit, comprising: a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, a fifth switch transistor, a sixth switch transistor, a seventh switch transistor, a first capacitor, an eighth switch transistor, and a second capacitor, wherein:

a control electrode of the first switch transistor is connected with a third node, a first electrode of the first switch transistor is connected with a first clock signal terminal, and a second electrode of the first switch transistor is connected with a second node;

a control electrode of the second switch transistor is connected with the first clock signal terminal, a first electrode of the second switch transistor is connected with an input signal terminal, and a second electrode of the second switch transistor is connected with a first node;

a control electrode of the third switch transistor is connected with the first clock signal terminal, a first electrode of the third switch transistor is connected with a first reference signal terminal, and a second electrode of the third switch transistor is connected with the second node;

a control electrode of the fourth switch transistor is connected with the first reference signal terminal, a first electrode of the fourth switch transistor is connected with the third node, and a second electrode of the fourth switch transistor is connected with the first node;

a control electrode of the fifth switch transistor is connected with the second node, a first electrode of the fifth switch transistor is connected with a second reference signal terminal, and a second electrode of the fifth switch transistor is connected with a first electrode of the sixth switch transistor;

a control electrode of the sixth switch transistor is connected with a second clock signal terminal, and a second electrode of the sixth switch transistor is connected with the first node;

a control electrode of the seventh switch transistor is connected with the third node, a first electrode of the seventh switch transistor is connected with the second clock signal terminal, and a second electrode of the seventh switch transistor is connected with a drive signal output terminal;

a first terminal of the first capacitor is connected with the third node, and a second terminal of the first capacitor is connected with the drive signal output terminal;

a control electrode of the eighth switch transistor is connected with the second node, a first electrode of the eighth switch transistor is connected with the second reference signal terminal, and a second electrode of the eighth switch transistor is connected with the drive signal output terminal; and

a first terminal of the second capacitor is connected with the second node, and a second terminal of the second capacitor is connected with the second reference signal terminal.

12. The gate drive circuit according to claim 8 , wherein the second control circuit comprises: a first switch transistor, wherein:

a control electrode of the first switch transistor is connected with the third node, a first electrode of the first switch transistor is connected with the first clock signal terminal, and a second electrode of the first switch transistor is connected with the second node.

13. The gate drive circuit according to claim 8 , wherein the input circuit comprises: a second switch transistor and a third switch transistor, wherein:

a control electrode of the second switch transistor is connected with the first clock signal terminal, a first electrode of the second switch transistor is connected with the input signal terminal, and a second electrode of the second switch transistor is connected with the first node; and

a control electrode of the third switch transistor is connected with the first clock signal terminal, a first electrode of the third switch transistor is connected with the first reference signal terminal, and a second electrode of the third switch transistor is connected with the second node.

14. The gate drive circuit according to claim 8 , wherein the first control circuit comprises: a fourth switch transistor, wherein:

a control electrode of the fourth switch transistor is connected with the first reference signal terminal, a first electrode of the fourth switch transistor is connected with the third node, and a second electrode of the fourth switch transistor is connected with the first node.

15. The gate drive circuit according to claim 8 , wherein the third control circuit comprises: a fifth switch transistor and a sixth switch transistor, wherein:

a control electrode of the fifth switch transistor is connected with the second node, a first electrode of the fifth switch transistor is connected with the second reference signal terminal, and a second electrode of the fifth switch transistor is connected with a first electrode of the sixth switch transistor; and

a control electrode of the sixth switch transistor is connected with the second clock signal terminal, and a second electrode of the sixth switch transistor is connected with the first node.

16. The gate drive circuit according to claim 8 , wherein the first output circuit comprises: a seventh switch transistor and a first capacitor, wherein:

a control electrode of the seventh switch transistor is connected with the third node, a first electrode of the seventh switch transistor is connected with the second clock signal terminal, and a second electrode of the seventh switch transistor is connected with the drive signal output terminal; and

a first terminal of the first capacitor is connected with the third node, and a second terminal of the first capacitor is connected with the drive signal output terminal.

17. The gate drive circuit according to claim 8 , wherein the second output circuit comprises: an eighth switch transistor and a second capacitor, wherein:

a control electrode of the eighth switch transistor is connected with the second node, a first electrode of the eighth switch transistor is connected with the second reference signal terminal, and a second electrode of the eighth switch transistor is connected with the drive signal output terminal; and

a first terminal of the second capacitor is connected with the second node, and a second terminal of the second capacitor is connected with the second reference signal terminal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 17, 2019
From: HUANG, WEIYUN
To: BOE TECHNOLOGY GROUP CO., LTD.; CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 050750/0267 →
Priority Claims (1)
CN 2017 1 0385081 · May 26, 2017 · national
Continuity (1)
Related Publication 20200020291A1 · Jan 16, 2020