IP Library › Granted Patent US 10,693,448

Granted Patent B2

US 10,693,448 · App. 16/362,777 · Granted Jun 23, 2020

Semiconductor device, electronic component, and electronic device

Inventors: Kiyoshi Kato (Kanagawa, JP); Yutaka Shionoiri (Kanagawa, JP); Tomoaki Atsumi (Kanagawa, JP); Takanori Matsuzaki (Kanagawa, JP)

Assignee: Semiconductor Energy Laboratory Co., Ltd.

H03K5/2481 G11C5/144 G11C5/145 H01L21/78 H01L23/49844 H01L27/00 H01L27/10805 H01L27/14687 H01L28/00

View Patent ↗

Loading inventors, assignments & file history…

Monitor This Case

Get email alerts when status or documents change.

Order Certified Copies

Most orders are placed with the USPTO same day — all within 24 business hours.

Order via The Patent Place →

Pre-filled with this patent's details

Quick Facts

Patent No.: US 10,693,448
App. No.: 16/362,777
Granted: Jun 23, 2020
Kind: B2

External Links

USPTO Patent Center↗ Full Patent PDF↗

Abstract

Provided is a semiconductor device that can directly compare two negative potentials. The semiconductor device includes a first to a third transistor and a load and is configured to compare a first negative potential and a second negative potential. The first negative potential and the second negative potential are input to a gate of the first transistor and a gate of the second transistor, respectively. Each drain of the first transistor and the second transistor is electrically connected to the load. The third transistor serves as a current source. The first transistor and the second transistor each include a backgate. A positive potential is input to the backgates.

Claims (128)

1. An operation method for driving a semiconductor device,

wherein the semiconductor device comprises:

a first transistor comprising a backgate;

a second transistor comprising a backgate;

a third transistor;

a fourth transistor;

a first load comprising a fifth transistor;

a second load comprising a sixth transistor;

a first terminal;

a second terminal;

a third terminal;

a fourth terminal;

a fifth terminal;

a sixth terminal; and

a seventh terminal;

wherein a drain of the third transistor is electrically connected to a source of the first transistor and a source of the second transistor,

wherein a drain of the first transistor is electrically connected to the source of the fifth transistor,

wherein a drain of the second transistor is electrically connected to the source of the sixth transistor,

wherein each of the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor and the sixth transistor is an n-channel transistor,

wherein a drain of the first transistor is electrically connected to the first load,

wherein a drain of the second transistor is electrically connected to the second load,

wherein the first terminal is electrically connected to a gate of the first transistor;

wherein the second terminal is electrically connected to a gate of the second transistor;

wherein the third terminal is electrically connected to a drain of the second transistor;

wherein the fourth terminal is electrically connected to a source of the third transistor;

wherein the fifth terminal is electrically connected to the backgate of the first transistor and the backgate of the second transistor;

wherein one of a drain and a source of the fourth transistor is electrically connected to the second terminal,

wherein the other of the drain and the source of the fourth transistor is electrically connected to the sixth terminal; and

wherein the seventh terminal is electrically connected to a gate of the fourth transistor;

wherein the operation method comprises:

supplying a first potential to the fifth terminal,

supplying a second potential to the sixth terminal,

supplying a third potential to the seventh terminal and resetting the potential of the second terminal,

supplying a fourth potential to the fourth terminal,

supplying a fifth potential to the first terminal and supplying a sixth potential to the second terminal, and

generating a seventh potential based on the comparison of the fifth potential and the sixth potential and supplying the seventh potential to the third terminal.

2. The operation method of the semiconductor device according to claim 1 ,

wherein the second potential is a ground potential.

3. The operation method of the semiconductor device according to claim 2 ,

wherein the fourth potential is a ground potential.

4. The operation method according to claim 1 ,

wherein the first potential is higher than the sixth potential.

5. The operation method of the semiconductor device according to claim 1 ,

wherein each of the first transistor, the second transistor, the third transistor and the fourth transistor comprises a metal oxide layer, a source electrode over and in electrical contact with the metal oxide layer and a drain electrode over and in electrical contact with the metal oxide layer.

6. The operation method of the semiconductor device according to claim 1 ,

wherein each of the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor and the sixth transistor comprises a metal oxide layer, a source electrode over and in electrical contact with the metal oxide layer and a drain electrode over and in electrical contact with the metal oxide layer.

7. An operation method for driving a semiconductor device,

wherein the semiconductor device comprises:

a first transistor comprising a backgate;

a second transistor comprising a backgate;

a third transistor;

a fourth transistor;

a first load;

a second load;