IP Library › Granted Patent US 10,705,129
Granted Patent B2
US 10,705,129 · App. 15/703,664 · Granted Jul 7, 2020

Techniques for testing PLP capacitors

Inventors: Paul Abrahams (San Jose, CA); Ilya Shlimenzon (San Jose, CA)
Assignee: Toshiba Memory Corporation
G01R27/2688G01R21/006G01R31/3004G06F1/30G06F1/305G11C5/141G11C29/021G11C29/50H01G11/12H02J7/007G01R31/64
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,705,129
App. No.
15/703,664
Granted
Jul 7, 2020
Kind
B2
Abstract

A solid state drive (SSD) with improved techniques for testing power loss protection (PLP) capacitors and a method for testing PLP capacitors of SSDs is disclosed. In one embodiment, the SSD includes a memory controller and one or more non-volatile memory devices and a volatile memory device coupled to the memory controller. The SSD also includes a PLP capacitor configured to supply a first voltage to the memory controller, the one or more non-volatile memory devices, and the volatile memory device in the event of a power loss or failure of the SSD. In one embodiment, the PLP capacitor is further configured to increase the first voltage to a second voltage prior to testing the PLP capacitor. In another embodiment, the memory controller is configured to reduce a volume of data stored in the volatile memory device prior to testing the PLP capacitor.

Claims (22)

1. A solid state drive (SSD) comprising:

a memory controller;

one or more non-volatile memory devices communicatively coupled to the memory controller;

a volatile memory device communicatively coupled to the memory controller; and

a power loss protection (PLP) capacitor electrically coupled to the memory controller, the one or more non-volatile memory devices, and the volatile memory device, and configured to supply a first voltage to the memory controller, the one or more non-volatile memory devices, and the volatile memory device in the event of a power loss or failure of the SSD, wherein

the PLP capacitor is further configured to be increased from the first voltage to a second voltage prior to performing a test of an amount of energy stored by the PLP capacitor, the increase in voltage to the second voltage offsetting at least a part of an energy lost by the PLP capacitor during testing of the PLP capacitor.

2. The SSD of claim 1 , wherein the test is a discharge test.

3. The SSD of claim 1 , wherein the PLP capacitor is a de-rated capacitor.

4. The SSD of claim 1 , wherein the PLP capacitor is restored to the first voltage after testing the PLP capacitor.

5. The SSD of claim 2 , wherein the voltage increase to the second voltage corresponds to an increase in energy that is substantially equal to the energy lost by the PLP capacitor during testing of the PLP capacitor.

6. The SSD of claim 2 , wherein the voltage increase to the second voltage corresponds to an increase in energy that is in excess of the energy lost by the PLP capacitor during testing of the PLP capacitor.

7. A method for testing a power loss protection (PLP) capacitor of a solid state drive (SSD), the method comprising:

increasing a voltage of the PLP capacitor from a first voltage to a second voltage; and

testing an amount of energy stored by the PLP capacitor,

wherein the PLP capacitor is configured to supply the first voltage to a memory controller, one or more non-volatile memory devices, and a volatile memory device in the event of a power loss or failure of the SSD.

8. The method of claim 7 , further comprising:

applying a load, current source, or resistance to the PLP capacitor for a first time period; and

measuring a drop in the voltage of the PLP capacitor over the first time period.

9. The method of claim 8 , further comprising:

removing the load, current source, or resistance from the PLP capacitor after the first time period; and

restoring the voltage of the PLP capacitor to the first voltage.

10. The method of claim 7 , wherein the PLP capacitor is a de-rated capacitor.

Assignments (5)
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2018
From: ABRAHAMS, PAUL; SHLIMENZON, ILYA
To: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.
Reel/Frame 045667/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2018
From: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 045667/0174 →
Continuity (1)
Related Publication 20190079125A1 · Mar 14, 2019