IP Library › Granted Patent US 10,707,171
Granted Patent B2
US 10,707,171 · App. 15/776,773 · Granted Jul 7, 2020

Ultra small molded module integrated with die by module-on-wafer assembly

Inventors: Tomita Yoshihiro (Tsukuba, JP); Eric J. Li (Chandler, AZ); Shawna M. Liff (Scottsdale, AZ); Javier A. Falcon (Chandler, AZ); Joshua D. Heppner (Chandler, AZ)
Assignee: Intel Corporation
H01L23/5389H01L21/486H01L21/561H01L21/565H01L21/568H01L23/13H01L23/3121H01L23/48H01L23/49816H01L23/5384H01L23/5385H01L23/5386H01L23/552H01L24/19H01L24/48H01L24/96H01L25/04H01L25/0652H01L25/0655H01L25/16H01L24/16H01L25/042H01L25/071H01L25/072H01L25/0753H01L25/112H01L25/115H01L2224/04105H01L2224/12105H01L2224/13101H01L2224/16225H01L2224/16227H01L2224/48091H01L2224/48106H01L2224/48227H01L2224/48247H01L2224/73204H01L2224/81024H01L2225/0651H01L2225/06517H01L2225/06568H01L2225/06586H01L2924/00014H01L2924/1203H01L2924/1304H01L2924/1436H01L2924/15192H01L2924/181H01L2924/1815
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,707,171
App. No.
15/776,773
Granted
Jul 7, 2020
Kind
B2
Abstract

Embodiments of the invention include molded modules and methods for forming molded modules. According to an embodiment the molded modules may be integrated into an electrical package. Electrical packages according to embodiments of the invention may include a die with a redistribution layer formed on at least one surface. The molded module may be mounted to the die. According to an embodiment, the molded module may include a mold layer and a plurality of components encapsulated within the mold layer. Terminals from each of the components may be substantially coplanar with a surface of the mold layer in order to allow the terminals to be electrically coupled to the redistribution layer on the die. Additional embodiments of the invention may include one or more through mold vias formed in the mold layer to provide power delivery and/or one or more faraday cages around components.

Claims (12)

1. An electrical package comprising:

a die with a redistribution layer on at least one surface of the die;

a molded module mounted to the die, wherein the molded module comprises:

a mold layer having a first surface and a second surface that is opposite to the first surface, and wherein the mold layer has a first width that is smaller than a second width of the die; and

a plurality of components encapsulated within the mold layer, wherein each of the components include terminals that are substantially coplanar with the first surface of the mold layer, and wherein the terminals are electrically coupled to the redistribution layer on the die.

2. The electrical package of claim 1 , wherein the terminals in the molded module are electrically coupled to the redistribution layer on the die with solder bumps.

3. The electrical package of claim 1 , wherein the terminals in the molded module are electrically coupled to the redistribution layer on the die with an anisotropic film or paste.

4. The electrical package of claim 1 , further comprising: a package substrate coupled to the die with first level interconnects.

5. The electrical package of claim 4 , wherein the molded module is positioned between the die and the package substrate.

6. The electrical package of claim 5 , further comprising an interposer formed between the die and the package substrate, wherein the interposer forms a cavity that accommodates the molded module.

7. The electrical package of claim 4 , wherein the first level interconnects are wire bonds.

8. The electrical package of claim 7 , wherein the die is positioned between the molded module and the package substrate.

Continuity (1)
Related Publication 20180337135A1 · Nov 22, 2018
Cited By (2)
US 12,284,299 US 12,525,544