IP Library › Granted Patent US 10,742,412
Granted Patent B2
US 10,742,412 · App. 15/882,952 · Granted Aug 11, 2020

Separate cryptographic keys for multiple modes

Inventors: Chris A. Windle (Sunnyvale, CA); Susan K. Langford (Sunnyvale, CA); John Martin Lewis (Sunnyvale, CA)
Assignee: MICRO FOCUS LLC
H04L9/16H04L9/088H04L9/0897
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,742,412
App. No.
15/882,952
Granted
Aug 11, 2020
Kind
B2
Abstract

According to examples, an apparatus may include a security enclosure, a main processor housed in the security enclosure, and a physical security monitoring control unit (PSMCU) processor housed in the security enclosure. The PSMCU processor may cause the apparatus to switchably operate between a first mode and a second mode. In the first mode, the PSMCU processor may allow access by the main processor to a first cryptographic key while preventing access by the main processor to a second cryptographic key. In addition, in the second mode, the PSMCU processor may allow access by the main processor to the second cryptographic key while preventing access by the main processor to the first cryptographic key.

Claims (57)

1. An apparatus comprising:

a security enclosure;

a main processor housed in the security enclosure; and

a physical security monitoring control unit (PSMCU) processor housed in the security enclosure, the PSMCU processor being caused to:

in response to a request from an application to access one of a plurality of cryptographic keys stored in the apparatus, identify a security level associated with the application, and

select one of the plurality of cryptographic keys based on the identified security level associated with the application, each of the plurality of cryptographic keys providing access to a different security mode of operation of the apparatus,

wherein the plurality of cryptographic keys include a first cryptographic key and a second cryptographic key, and

wherein the PSMCU processor is to cause the apparatus to switchably operate between a first mode of operation and a second mode of operation, wherein, in the first mode of operation, the PSMCU processor allows access by the main processor to the first cryptographic key while preventing access by the main processor to the second cryptographic key, and in the second mode of operation, the PSMCU processor allows access by the main processor to the second cryptographic key while preventing access by the main processor to the first cryptographic key.

2. The apparatus of claim 1 , wherein the PSMCU processor is further to:

monitor a physical security perimeter of the security enclosure; and

erase the first cryptographic key and the second cryptographic key based on a determination that a tamper has occurred on the security enclosure.

3. The apparatus of claim 1 , wherein, following an initial start of the apparatus to enable access to the apparatus by an application associated with a certain security level, the main processor is to reset and start a secure loader, the PSMCU processor is to provide one of the first cryptographic key and the second cryptographic key to the secure loader based on the certain security level associated with the application, and the secure loader is to use the provided first cryptographic key or the provided second cryptographic key to validate an integrity of a code image of the application that the secure loader is to load.

4. The apparatus of claim 3 , wherein the certain security level corresponds to one of the first mode of operation or the second mode of operation,

wherein the PSMCU processor is to allow the application access to a first set of cryptographic keys corresponding to the first mode of operation based on the certain security level corresponding to the first mode of operation while preventing access by the application to a second set of cryptographic keys corresponding to the second mode of operation; and

wherein the PSMCU processor is to allow the application access to the second set of cryptographic keys corresponding to the second mode of operation based on the certain security level corresponding to the second mode of operation while preventing access by the application to the first set of cryptographic keys.

5. The apparatus of claim 1 , wherein the first mode of operation comprises a mode in which operations of the apparatus are compliant with a payment card industry hardware security module (PCI-HSM) regulations and the second mode of operation comprises a mode in which operations of the apparatus are not compliant with the PCI-HSM regulations.

6. The apparatus of claim 1 , wherein the PSMCU processor is further to cause the apparatus to switchably operate between the first mode of operation, the second mode of operation, and a third mode of operation, wherein the first mode of operation comprises a mode in which operations of the apparatus are compliant with a payment card industry hardware security module (PCI-HSM) regulations, the second mode of operation comprises a mode in which operations of the apparatus are compliant with general security regulations, and the third mode of operation comprises a mode in which operations of the apparatus are compliant with federal information processing standards.

7. The apparatus of claim 1 , wherein, when the apparatus is in the first mode of operation, the PSMCU processor is further to cause the apparatus to remain in the first mode of operation following a power cycle of the apparatus.

8. The apparatus of claim 1 , wherein, when the apparatus is in the first mode of operation, the PSMCU processor is further to cause the apparatus to prevent exit from the first mode of operation until and unless the PSMCU processor receives approval from at least two authorized operators to exit from the first mode of operation.

9. A method comprising:

receiving, by a security apparatus, a request from an application associated with a security level to access a cryptographic key stored in the security apparatus;

identifying, by the securing apparatus, the security level to which the application is associated;

selecting, by the security apparatus, one of a plurality of cryptographic keys based on the identified security level associated with the application, each cryptographic key of the plurality of keys providing access to a different security mode of operation of the security apparatus;

implementing the selected cryptographic key to validate an integrity of a code image of the application that the security apparatus is to load; and

one of:

based on the integrity of the code image being validated, allowing the application access to the security mode of operation corresponding to the identified security level; or

based on the integrity of the code image not being validated, denying the application access to the security mode of operation corresponding to the identified security level.

10. The method of claim 9 , wherein the security mode of operation accessed by the application is a security mode of a plurality of security modes, wherein the plurality of security modes comprises a first mode in which the security apparatus is to exit from the first mode following receipt of approvals from at least two authorized operators to exit from the first mode and a second mode in which the security apparatus is to exit from the second mode without receiving approval from at least two authorized operators.

11. The method of claim 10 , further comprising:

following a detection that the security apparatus has undergone a power cycle and based on the integrity of the code image being validated and the security mode of operation accessed by the application comprising the first mode, remaining in the first mode without restarting a secure loader code.

12. The method of claim 10 , further comprising:

allowing the application access to a first set of cryptographic keys corresponding to the first mode based on the identified security level corresponding to the first mode while preventing access by the application to a second set of cryptographic keys corresponding to the second mode; and

allowing the application access to the second set of cryptographic keys corresponding to the second mode based on the identified security level corresponding to the second mode while preventing access by the application to the first set of cryptographic keys.

13. The method of claim 10 , wherein the selected cryptographic key is associated with the first mode, said method further comprising:

receiving an instruction to exit the first mode;

determining whether approval from at least two authorized operators to exit from the first mode has been received;

based on a determination that approval from at least two authorized operators to exit from the first mode has not been received, remain in the first mode following receipt of the instruction to exit the first mode; and

based on a determination that approval from at least two authorized operators to exit from the first mode has been received, exit from the first mode.

14. The method of claim 9 , wherein the security mode of operation accessed by the application is one security mode of a plurality of security modes, wherein the plurality of security modes comprises a first mode in which operations of the security apparatus are compliant with payment card industry hardware security module (PCI-HSM) regulations, a second mode in which operations of the security apparatus are not compliant with the PCI-HSM regulations, and a third mode in which operations of the security apparatus are compliant with federal information processing standards.

15. The method of claim 9 , further comprising:

monitoring a physical security perimeter of the security apparatus; and

based on a determination that a tamper has occurred on the security apparatus, erasing the plurality of cryptographic keys.

16. A non-transitory computer readable medium storing machine readable instructions that, when executed by a processor, cause the processor to:

receive a request from an application to access a security mode of a plurality of security modes of operation of a security apparatus, each of the plurality of security modes having a corresponding cryptographic key;

identify a security level associated with the application;

select one of a plurality of cryptographic keys based on the security level associated with the application, each cryptographic key of the plurality of cryptographic keys providing access to a different security mode of the plurality of security modes of operation of the security apparatus;

identify one of the plurality of security modes of operation of the security apparatus corresponding to the selected cryptographic key;

implement the selected cryptographic key corresponding to the identified security mode of operation to validate an integrity of the application; and

based on the integrity of the application being validated, allow the application to access the identified security mode of operation of the security apparatus.

17. The non-transitory computer readable medium of claim 16 , wherein the plurality of security modes of operation comprises a first mode in which the security apparatus is to exit from the first mode following receipt of approvals from at least two authorized operators to exit from the first mode and a second mode in which the security apparatus is to exit from the second mode without receiving approval from at least two authorized operators.

18. The non-transitory computer readable medium of claim 17 , wherein the instructions are further to cause the processor to detect that the security apparatus has undergone a power cycle and based on the integrity of the application being validated and the identified security mode of operation comprising the first mode, to remain in the first mode without restarting a secure loader code.

19. The non-transitory computer readable medium of claim 17 , wherein the instructions are further to cause the processor to:

allow the application access to a first set of cryptographic keys corresponding to the first mode based on the identified security level corresponding to the first mode while preventing access by the application to a second set of cryptographic keys corresponding to the second mode; and

allow the application access to the second set of cryptographic keys corresponding to the second mode based on the identified security level corresponding to the second mode while preventing access by the application to the first set of cryptographic keys.

20. The non-transitory computer readable medium of claim 16 , wherein the instructions are further to cause the processor to:

monitor a physical security perimeter of the security apparatus; and

based on a determination that a tamper has occurred on the security apparatus, erase the plurality of cryptographic keys.

Assignments (6)
RELEASE OF SECURITY INTEREST REEL/FRAME 052294/0522 Recorded Feb 2, 2023
From: JPMORGAN CHASE BANK, N.A.
To: MICRO FOCUS LLC; MICRO FOCUS SOFTWARE INC. (F/K/A NOVELL, INC.); NETIQ CORPORATION
Reel/Frame 062624/0449 →
RELEASE OF SECURITY INTEREST REEL/FRAME 052295/0041 Recorded Feb 2, 2023
From: JPMORGAN CHASE BANK, N.A.
To: MICRO FOCUS LLC; MICRO FOCUS SOFTWARE INC. (F/K/A NOVELL, INC.); NETIQ CORPORATION
Reel/Frame 062625/0754 →
SECURITY AGREEMENT Recorded Apr 2, 2020
From: MICRO FOCUS LLC; BORLAND SOFTWARE CORPORATION; MICRO FOCUS SOFTWARE INC.; NETIQ CORPORATION; MICRO FOCUS (US), INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 052294/0522 →
SECURITY AGREEMENT Recorded Apr 2, 2020
From: MICRO FOCUS LLC; BORLAND SOFTWARE CORPORATION; MICRO FOCUS SOFTWARE INC.; NETIQ CORPORATION; MICRO FOCUS (US), INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 052295/0041 →
CHANGE OF NAME Recorded Aug 8, 2019
From: ENTIT SOFTWARE LLC
To: MICRO FOCUS LLC
Reel/Frame 050004/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2018
From: WINDLE, CHRIS A.; LANGFORD, SUSAN K.; LEWIS, JOHN MARTIN
To: ENTIT SOFTWARE LLC
Reel/Frame 045362/0001 →
Continuity (1)
Related Publication 20200028683A1 · Jan 23, 2020
Cited By (1)
US 12,197,626