IP Library Granted Patent US 10,755,657
Granted Patent B2
US 10,755,657 · App. 15/054,960 · Granted Aug 25, 2020

Energy retrievable data driver, display, and method of driving display

Inventor: Hwi-Cheol Kim (Seoul, KR)
Assignee: INNOAXIS CO., LTD
G09G3/3648G09G3/20G09G2310/0275G09G2320/0271G09G2320/0276G09G2320/0673G09G2330/021G09G2330/023G09G2330/028
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,755,657
App. No.
15/054,960
Granted
Aug 25, 2020
Kind
B2
Abstract

Disclosed are a data driver, a display, and a method of driving a display. The data driver for driving a data line which is a capacitive load having one end electrically connected to a unit pixel includes an energy retrieving unit configured to drive the data line by applying a voltage to the data line, and a data driving unit configured to finely tune a voltage and drive the data line with an end voltage. The energy retrieving unit retrieves energy charged up in the data line in stages by driving the data line with voltages from a start voltage to the end voltage through an intermediate voltage.

Claims (46)

1. A data driver for driving a data line which is a capacitive load having one end electrically connected to a unit pixel, the data driver comprising:

circuitry configured to:

drive the data line with at least one intermediate voltage by applying the at least one intermediate voltage to the data line via an energy retrieving unit; and

finely tune a voltage and drive the data line with an end voltage via a data driving unit,

wherein the energy retrieving unit retrieves energy charged up in the data line in stages by driving the data line with voltages from a start voltage to the end voltage through the at least one intermediate voltage,

wherein the energy retrieving unit includes:

a first plurality of intermediate voltage output modules, each intermediate voltage output module of the first plurality of intermediate voltage output modules; comprises

a pair of capacitors,

two pairs of a NMOS transistor and PMOS transistor, wherein a source of the NMOS transistor is connected to a source of the PMOS transistor in each of the two pairs, drains of the NMOS transistors are connected to form an input node, drains of the PMOS transistors are connected to form an output node, a gate of the NMOS transistor is connected to a gate of the PMOS transistor in each of the two pairs, and two signals having opposite phases are provided to the gates of each of the two pairs, and

an output capacitor connected to the output node,

wherein each intermediate voltage output module of the first plurality of intermediate voltage output modules stores voltages which are provided as inputs to a respective pair of capacitors, and

wherein the energy charged up in the data line is retrieved and stored in the output capacitor connected to the output node.

2. The data driver of claim 1 , wherein the at least one intermediate voltage is lower than the start voltage and higher than the end voltage.

3. The data driver of claim 1 , wherein, when the data line is driven with a plurality of intermediate voltages output by the first plurality of intermediate voltage output modules, the retrieved energy is charged in the output capacitor connected to a respective output node of the first plurality of intermediate voltage output modules.

4. The data driver of claim 1 , wherein the energy retrieving unit further includes:

a switch unit including a plurality of switches configured to connect the first plurality of intermediate voltage output modules to an output of the data driver or block the first plurality of intermediate voltage output modules;

a data driver output switch configured to connect an output of the data driving unit to the output of the data driver or block the output of the data driving unit; and

a switch controller configured to control the data driver output switch and the plurality of switches included in the switch unit.

5. The data driver of claim 4 , wherein the switch controller is disposed inside or outside the data driver to control the switch unit and the data driver output switch.

6. The data driver of claim 1 , wherein the data driving unit receives a fine tuning voltage and drives the data line to reach the end voltage.

7. The data driver of claim 1 , wherein the unit pixel is any one of a liquid crystal display (LCD) unit pixel and an organic light-emitting diode (OLED) unit pixel.

8. The data driver of claim 1 , wherein, when a voltage charged up in the data line is higher than a voltage to be applied to the data line, the data driver retrieves the energy charged up in the data line.

9. A display comprising:

a display panel in which unit pixels driven by data lines and scan lines are disposed in an array;

a scan driver configured to drive the scan lines and the unit pixels connected to the scan lines; and

a data driver configured to drive one line of the data lines and unit pixels connected to the one line,

wherein the data driver drives the one line by providing electrical signals in stages to the one line which are capacitive loads, and retrieves energy from the one line in stages,

wherein the data driver includes circuitry configured to

drive the one line with voltages from a start voltage to an end voltage through at least one intermediate voltage and retrieve energy charged up in the one line in stages via an energy retrieving unit,

wherein the energy retrieving unit includes:

a first plurality of intermediate voltage output modules, each intermediate voltage output module of the first plurality of intermediate voltage output modules comprises

a pair of capacitors,

two pairs of a NMOS transistor and a PMOS transistor, wherein a source of the NMOS transistor is connected to a source of the PMOS transistor in each of the two pairs, drains of the NMOS transistors are connected to form an input node, drains of the PMOS transistors are connected to form an output node, a gate of the NMOS transistor is connected to a gate of the PMOS transistor in each of the two pairs, and two signals having opposite phases are provided to the gates of each of the two pairs, and

an output capacitor connected to the output node,

wherein each intermediate voltage output module of the first plurality of intermediate voltage output modules stores voltages which are provided as inputs to a respective pair of capacitors, and

wherein the energy charged up in the data line is retrieved and stored in the first plurality of output capacitor connected to the output node.

10. The display of claim 9 , wherein the at least one intermediate voltage is lower than the start voltage and higher than the end voltage.

11. The display of claim 10 , wherein, when a voltage charged up in the one line is higher than a voltage to be applied to the one line, the data driver retrieves the energy charged up in the one line.

12. The display of claim 9 , wherein the energy retrieving unit further includes:

a switch unit including a plurality of switches configured to connect the first plurality of intermediate voltage output modules to an output of the data driver or block the first plurality of intermediate voltage output modules; and

a switch controller configured to control the plurality of switches included in the switch unit.

13. The display of claim 12 , wherein the switch controller drives the one line with the at least one intermediate voltage by controlling the switch unit to electrically connect the one line to any one of the first plurality of intermediate voltage output modules, and

the energy charged up in the one line is charged to an output capacitor connected to an output of any one of the first plurality of intermediate voltage output modules.

14. The display of claim 9 , wherein, while driving the one line with any one of the at least one intermediate voltage, the data driver charges the energy charged up in the one line to an output capacitor connected to an output of at least one intermediate voltage output module of the first plurality of intermediate voltage output modules.

15. The display of claim 9 , wherein the circuitry is further configured to receive a fine tuning voltage and drive the one line with the end voltage via a data driving unit.

16. The display of claim 9 , wherein the display panel is any one of a liquid crystal display (LCD) panel and an organic light-emitting diode (OLED) display panel.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2026
From: ACONIC INC.
To: ANAPASS INC.
Reel/Frame 074409/0835 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 2, 2020
From: INNOAXIS CO., LTD
To: ACONIC INC.
Reel/Frame 054518/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2016
From: KIM, HWI-CHEOL
To: INNOAXIS CO., LTD
Reel/Frame 037842/0259 →
Priority Claims (1)
KR 10-2015-0029644 · Mar 3, 2015 · national
Continuity (1)
Related Publication 20160260384A1 · Sep 8, 2016