IP Library Granted Patent US 10,762,005
Granted Patent B2
US 10,762,005 · App. 14/680,443 · Granted Sep 1, 2020

Multicore data processing system with local and global input/output devices and graphical interface comprising such a data processing system

Inventors: Etienne Denis Marie Zante (Bourg-la-Reine, FR); Rémi Andreoletti (Chelles, FR)
Assignee: Zodiac Aero Electric
G06F13/124G06F13/4068G06T1/20G06T2210/52
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,762,005
App. No.
14/680,443
Granted
Sep 1, 2020
Kind
B2
Abstract

A multicore data processing system includes a set of data processing cores. At least a part of each data processing core includes a set of local data input and output interfaces for access to peripheral devices dedicated to said cores. It further includes a set of global data input and output interfaces for access to peripheral devices shared between said cores.

Claims (21)

1. A multicore data processing system, comprising:

at least one graphics processing unit (GPU) comprising a set of data processing cores, wherein at least a part of each data processing core comprises a set of local data input and output interfaces for access to a plurality of dedicated external peripheral devices, wherein each of the local data input and output interfaces is a direct access interface configured to operate without global sharing and without arbitration, wherein each of the plurality of dedicated external peripheral devices communicates with a corresponding one of the set of data processing cores via a local bus;

at least one central processing unit (CPU), wherein the at least one graphics processing unit (GPU) which communicates with the central processing unit, wherein each of a set of data processing cores of the central processing unit are connected to a processing core of the graphics processing unit by a single data transfer device so as to produce a parallel data transfer between said graphics processing unit and said central processing unit; and

a set of global data input and output interfaces for access to peripheral devices shared between ones of said set of data processing cores;

wherein said data processing cores communicate with each other via a global bus.

2. The multicore system according to claim 1 , further comprising a central processing unit (CPU) comprising the set of the data processing cores that each comprise said local interfaces and said global interfaces.

3. The multicore system according to claim 1 , wherein each of the set of data processing cores are connected to the local bus via the local data input and output interfaces.

4. The multicore system according to claim 3 , wherein said local bus is connected to a plurality of peripheral devices each dedicated to a processing core, the plurality of peripheral devices including the plurality of external peripheral devices.

5. The multicore system according to claim 1 , wherein each of the set of data processing cores is connected to a global data transfer device internal to said graphics processing unit or to said central processing unit and connected to peripheral devices shared between each of the set of data processing cores.

6. The multicore system according to claim 1 , wherein at least a part of each of the set of data processing cores comprises a dedicated operating system.

7. A graphical interface for an aircraft cockpit, comprising a multicore data processing system, the multicore data processing system comprising:

a set of data processing cores, wherein at least a part of each data processing core comprises a set of local data input and output interfaces for access to a plurality of dedicated external peripheral devices, wherein each of the local data input and output interfaces is a direct access interface configured to operate without sharing and without arbitration, wherein each of the plurality of dedicated external peripheral devices dedicated to said cores communicates with a corresponding one of the set of data processing cores via a local bus; and

a set of global data input and output interfaces for access to peripheral devices shared between ones of said set of data processing cores;

wherein ones of said set of data processing cores communicate with each other via a global bus

further comprising at least one graphics processing unit (GPU) comprising the set of data processing cores that comprises said local interfaces and said global interfaces

further comprising at least one central processing unit (CPU) and at least one graphics processing unit (GPU) which communicates with the central processing unit, wherein each of a set of data processing cores of the central processing unit is connected to a processing core of the graphics processing unit by a single data transfer device so as to produce a parallel data transfer between said graphics processing unit and said central processing unit.

8. The graphical interface according to claim 7 , further comprising a set central processing unit (CPU) comprising the set of data processing cores that each comprise said local interfaces and said global interfaces.

9. The graphical interface according to claim 7 , wherein each of the set of data processing cores are connected to the local bus via the local data input and output interfaces.

10. The graphical interface according to claim 9 , wherein said local bus is connected to a plurality of peripheral devices each dedicated to a one of the set of data processing cores, the plurality of peripheral devices including the plurality of external peripheral devices.

11. The graphical interface according to claim 7 , wherein each of the set of data processing cores is connected to a global data transfer device internal to said graphics processing unit or to said central processing unit and connected to peripheral devices shared between ones of the set of data processing cores.

12. The graphical interface according to claim 7 , wherein at least a part of each of the set of data processing cores comprises a dedicated operating system.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2022
From: SAFRAN ELECTRONICS & DEFENSE COCKPIT SOLUTIONS
To: SAFRAN ELECTRICAL & POWER
Reel/Frame 061251/0490 →
CHANGE OF NAME Recorded Jun 8, 2021
From: ZODIAC AERO ELECTRIC
To: SAFRAN ELECTRONICS & DEFENSE COCKPIT SOLUTIONS
Reel/Frame 056514/0300 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2015
From: ZANTE, ETIENNE DENIS MARIE; ANDREOLETTI, RÉMI
To: ZODIAC AERO ELECTRIC
Reel/Frame 035875/0065 →
Priority Claims (1)
FR 14 57008 · Jul 21, 2014 · national
Continuity (2)
Provisional Application 61976078 · Apr 7, 2014
Related Publication 20150286589A1 · Oct 8, 2015