IP Library Granted Patent US 10,783,944
Granted Patent B2
US 10,783,944 · App. 16/265,451 · Granted Sep 22, 2020

Magnetic memory and a method of operating magnetic memory

Inventors: Jongmin Lee (Singapore, SG); Rajagopalan Ramaswamy (Singapore, SG); Hyunsoo Yang (Singapore, SG)
Assignee: National University of Singapore
G11C11/161G11C11/1659G11C11/1673G11C11/1675H01F10/329H01F10/3254H01L27/222H01L43/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,783,944
App. No.
16/265,451
Granted
Sep 22, 2020
Kind
B2
Abstract

In example embodiments, a SOT magnetic memory and operation method are provided that utilize SOT driven domain wall motion to achieve subsequent switching without the need for an external assist magnetic field. The magnetic memory includes a magnetic tunnel junction having a reference layer, a tunnel barrier layer and a free layer, where the tunnel barrier layer is positioned between the reference layer and free layer. A spin-orbit torque layer is disposed adjacent to the free layer. A pair of pinning site are positioned at a longitudinal end of the free layer and each has an opposite magnetization direction from the other. The SOT layer is configured to exert SOT and switch a magnetization direction of the free layer via domain wall motion in a direction of current flow when an electric current is passed through a length of the SOT layer.

Claims (18)

1. A magnetic memory comprising:

a magnetic tunnel junction (MTJ) that includes a reference layer, a tunnel barrier layer and a free layer, the tunnel barrier layer positioned between the reference layer and free layer;

a spin-orbit torque (SOT) layer disposed adjacent to the free layer; and

a pair of pinning sites, each pinning site positioned at a longitudinal end of the free layer and having an opposite magnetization direction from each other,

wherein the SOT layer is configured to exert SOT and switch a magnetization direction of the free layer via domain wall motion in a direction of current flow when an electric current is passed through a length of the SOT layer.

2. The magnetic memory of claim 1 , wherein the free layer includes tapered regions at the longitudinal ends meeting the pinning sites, wherein the tapered regions have at least one of a tapered width or a tapered thickness such that the pair of pinning sites are at least one of wider or thicker than a portion of the free layer.

3. The magnetic memory of claim 2 , wherein the tapered regions have a tapered width such that the pair of pinning sites are wider than the portion of the free layer.

4. The magnetic memory of claim 3 , wherein the SOT layer is also tapered at its longitudinal ends such that the longitudinal ends of the SOT layers are wider than the portion of the free layer.

5. The magnetic memory of claim 2 , wherein the tapered regions have a tapered thickness such that the pair of pinning sites are thicker than the portion of the free layer.

6. The magnetic memory of claim 2 , wherein the tapered regions have both a tapered thickness and a tapered width such that the pair of pinning sites are both wider and thicker than the portion of the free layer.

7. The magnetic memory of claim 1 , wherein the SOT layer is configured to switch the magnetization direction of the free layer in the absence of an assist magnetic field.

8. The magnetic memory of claim 1 , wherein the pinning sites are configured to provide non-homogenous magnetic anisotropy with respect to the free layer.

9. The magnetic memory of claim 1 , wherein at least one of the SOT layer or the free layer is configured to provide non-uniform current density throughout a length thereof.

10. The magnetic memory of claim 1 , wherein the magnetized state of the free layer is based on the direction of current flow and on magnetization direction of the pinning sites.

11. The magnetic memory of claim 1 , further comprising a device protection layer disposed over the reference layer.

12. The magnetic memory of claim 1 , further comprising a first terminal electrically connected to the reference layer, a second terminal electrically connected to the pinning site at one longitudinal end of the SOT layer, and a third terminal electrically connected to the pinning site that the other longitudinal end of the SOT layer.

13. The magnetic memory of clause 12 , wherein passing electric current through the second and third terminals allows the electric current to be passed through the length of the SOT layer.

14. The magnetic memory of claim 1 , wherein the reference layer is biased at a reference magnetic state.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2019
From: LEE, JONGMIN; RAMASWAMY, RAJAGOPALAN; YANG, HYUNSOO
To: NATIONAL UNIVERSITY OF SINGAPORE
Reel/Frame 048221/0520 →
Priority Claims (1)
SG 10201800918W · Feb 2, 2018 · national
Continuity (1)
Related Publication 20190244646A1 · Aug 8, 2019