IP Library Granted Patent US 10,784,885
Granted Patent B2
US 10,784,885 · App. 16/623,588 · Granted Sep 22, 2020

Semiconductor device and electronic device

Inventors: Takayuki Ikeda (Atsugi, JP); Seiichi Yoneda (Isehara, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H03M1/662G11C7/16G11C11/56H03K3/037G11C7/1036G11C7/1057G11C11/401H03M1/66
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,784,885
App. No.
16/623,588
Granted
Sep 22, 2020
Kind
B2
Abstract

A semiconductor device in which an increase of circuit area is prevented is provided. A semiconductor device including a control circuit with a plurality of scan chain circuits, a DA converter electrically connected to the control circuit, and a plurality of potential holding units electrically connected to the DA converter is provided. The plurality of potential holding units each include a transistor including an oxide semiconductor in a channel formation region and a capacitor electrically connected to the transistor. In accordance with digital data held in any one of the plurality of scan chain circuits, an output potential output from the DA converter is held in any one of the plurality of potential holding units.

Claims (33)

1. A semiconductor device comprising:

a control circuit comprising a plurality of scan chain circuits;

a DA converter electrically connected to the control circuit;

a plurality of potential holding units electrically connected to the DA converter; and

a memory electrically connected to the plurality of potential holding units,

wherein each of the plurality of potential holding units comprises a transistor and a capacitor electrically connected to the transistor,

wherein a channel formation region of the transistor comprises an oxide semiconductor,

wherein an output potential output from the DA converter is held in one of the plurality of potential holding units, in accordance with digital data held in one of the plurality of scan chain circuits,

wherein the one of the plurality of potential holing circuits supplies an analog data to the memory, and

wherein the output potential output from the DA converter is held in a node where one of a source and a drain of the transistor is electrically connected to one electrode of the capacitor in the one of the plurality of potential holding units.

2. The semiconductor device according to claim 1 , wherein each of the plurality of scan chain circuits comprises a flip-flop circuit.

3. The semiconductor device according to claim 1 , wherein the other of the source and the drain of the transistor is electrically connected to the DA converter.

4. The semiconductor device according to claim 1 , wherein the transistor comprises a gate electrode and a back gate electrode.

5. The semiconductor device according to claim 1 , further comprising a monitor circuit, wherein the monitor circuit supplies to the control circuit data on an amount of current flowing through a resistor.

6. An electronic device comprising the semiconductor device according to claim 1 .

7. The semiconductor device according to claim 1 , wherein the memory stores a plurality bits of data.

8. A semiconductor device comprising:

a control circuit comprising a plurality of scan chain circuits;

a DA converter electrically connected to the control circuit;

a plurality of potential holding units electrically connected to the DA converter; and

a memory electrically connected to the plurality of potential holding units,

wherein each of the plurality of potential holding units comprises a transistor and a capacitor electrically connected to the transistor,

wherein a channel formation region of the transistor comprises an oxide semiconductor,

wherein an output potential output from the DA converter is held in one of the plurality of potential holding units, in accordance with digital data held in one of the plurality of scan chain circuits, and

wherein the one of the plurality of potential holing circuits supplies an analog data to the memory.

9. The semiconductor device according to claim 8 , wherein each of the plurality of scan chain circuits comprises a flip-flop circuit.

10. The semiconductor device according to claim 8 ,

wherein one of a source and a drain of the transistor is electrically connected to one electrode of the capacitor, and

wherein the other of the source and the drain of the transistor is electrically connected to the DA converter.

11. The semiconductor device according to claim 8 , wherein the transistor comprises a gate electrode and a back gate electrode.

12. The semiconductor device according to claim 8 , further comprising a monitor circuit, wherein the monitor circuit supplies to the control circuit data on an amount of current flowing through a resistor.

13. An electronic device comprising the semiconductor device according to claim 8 .

14. The semiconductor device according to claim 8 , wherein the memory stores a plurality bits of data.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2019
From: IKEDA, TAKAYUKI; YONEDA, SEIICHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 051310/0210 →
Priority Claims (1)
JP 2017-124095 · Jun 26, 2017 · national
Continuity (1)
Related Publication 20200112320A1 · Apr 9, 2020