IP Library Granted Patent US 10,796,644
Granted Patent B2
US 10,796,644 · App. 16/026,761 · Granted Oct 6, 2020

Method of driving dynamic backlight and display device

Inventors: Qiang Du (Qingdao, CN); Yuxin Zhang (Qingdao, CN); Tingke Cai (Qingdao, CN)
Assignees: HISENSE VISUAL TECHNOLOGY CO., LTD.; HISENSE INTERNATIONAL CO., LTD.; HISENSE USA CORPORATION
G09G3/3406G09G2320/064G09G2320/0626G09G2340/0435
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,796,644
App. No.
16/026,761
Granted
Oct 6, 2020
Kind
B2
Abstract

The embodiments of the disclosure discloses a method of driving a dynamic backlight and a display device. In this method, a vertical synchronization signal corresponding to an input image signal is received; a first level signal and a second level signal are outputted alternately in response to a change edge of the vertical synchronization signal, where the total duration of the first level signal and the second level signal is 1/m of the duration between the change edge and a first change edge before the change edge, wherein the change edge and the first change edge before the change edge are change edges of a same changing direction; m is a positive integer; and the drive chip receives the first level signal and the second level signal and generates a PWM signal according to the first level signal and the second level signal.

Claims (12)

1. A method of driving a dynamic backlight, comprising:

obtaining a vertical synchronization signal meeting a processor output standard;

generating a first level signal with a time length of nT1 when detecting a change edge of the vertical synchronization signal, and generating a second level signal in a period of time from an ending of the first level signal to a next detection of a change edge, wherein T1 is a cycle of a target signal, and n is determined by a multiple relation between cycles of the vertical synchronization signal and the target signal; and

transmitting the first level signal and the second level signal to a drive chip, so that the drive chip generates a PWM signal according to the first level signal and the second level signal;

wherein obtaining the vertical synchronization signal meeting the processor output standard comprises receiving the vertical synchronization signal transmitted by a scan chip, judging whether a frequency of the vertical synchronization signal transmitted by the scan chip meets the processor output standard, and in response to the frequency of the vertical synchronization signal transmitted by the scan chip not meeting the processor output standard, performing frequency multiplication processing on the vertical synchronization signal transmitted by the scan chip, to enable a vertical synchronization signal generated after the frequency multiplication processing to meet the processor output standard.

2. The method of driving a dynamic backlight according to claim 1 , wherein the target signal is a line synchronization signal.

3. The method of driving a dynamic backlight according to claim 1 , further comprising:

detecting whether there is an interference signal in the vertical synchronization signal after obtaining the vertical synchronization signal meeting the processor output standard; and

in response to detecting the interference signal in the vertical synchronization signal, performing operations of generating the first level signal with the time length of nT1 when detecting the change edge of the vertical synchronization signal, and generating the second level signal in the period of time from the ending of the first level signal to the next detection of the change edge.

4. The method of driving a dynamic backlight according to claim 1 , further comprising:

generating an initial level signal after obtaining the vertical synchronization signal meeting the processor output standard and before detecting the change edge of the vertical synchronization signal, wherein a frequency of the initial level signal meets the processor output standard; and

transmitting the initial level signal to the drive chip, so that the drive chip generates a corresponding PWM signal according to the initial level signal.

Assignments (3)
CHANGE OF NAME Recorded Jul 20, 2020
From: QINGDAO HISENSE ELECTRONICS CO., LTD.
To: HISENSE VISUAL TECHNOLOGY CO., LTD.
Reel/Frame 053257/0865 →
ASSIGNMENT OF AN UNDIVIDED INTEREST Recorded Mar 27, 2019
From: QINGDAO HISENSE ELECTRONICS CO., LTD.
To: HISENSE INTERNATIONAL CO., LTD.; HISENSE USA CORPORATION
Reel/Frame 048709/0324 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 16, 2018
From: DU, QIANG; ZHANG, YUXIN; CAI, TINGKE
To: QINGDAO HISENSE ELECTRONICS CO. LTD.
Reel/Frame 046359/0874 →
Priority Claims (1)
CN 2017 1 0623557 · Jul 27, 2017 · national
Continuity (1)
Related Publication 20180315379A1 · Nov 1, 2018