IP Library › Granted Patent US 10,804,294
Granted Patent B2
US 10,804,294 · App. 16/168,687 · Granted Oct 13, 2020

Ferroelectric device and method of manufacturing the same

Inventor: Hyangkeun Yoo (Icheon, KR)
Assignee: SK hynix Inc.
H01L27/11585G11C11/223G11C11/2273G11C11/2275H01L21/022H01L21/02178H01L21/02181H01L21/02189H01L21/02304H01L21/02356H01L21/22H01L21/28291H01L29/40111H01L29/516
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,804,294
App. No.
16/168,687
Granted
Oct 13, 2020
Kind
B2
Abstract

In a method of manufacturing a ferroelectric device, a substrate is provided. A ferroelectric material film is formed over the substrate. A crystallization seed film is formed over the ferroelectric material film. The ferroelectric material film is heat-treated to covert the ferroelectric material film into a crystalline ferroelectric film. The crystallization seed film is removed to expose the crystalline ferroelectric film. An electrode film is formed over the ferroelectric film.

Claims (24)

1. A method of manufacturing a ferroelectric device, the method comprising:

providing a substrate;

forming a ferroelectric material film over the substrate;

forming a crystallization seed film over the ferroelectric material film;

heat-treating the ferroelectric material film with the crystallization seed film to convert the ferroelectric material film into a crystalline ferroelectric film;

removing the crystallization seed film to expose the crystalline ferroelectric film; and

forming an electrode film over the crystalline ferroelectric film after removing the crystallization seed film,

wherein forming the crystallization seed film comprises:

determining a grain size of the crystallization seed film to be substantially the same as a grain size of the crystalline ferroelectric film after the heat-treating;

determining a thickness of the crystallization seed film to correspond to the determined grain size of the crystallization seed film; and

performing a film deposition process to form the crystallization seed film that has the determined grain size and thickness.

2. The method of claim 1 , wherein the ferroelectric material film comprises a hafnium oxide, a zirconium oxide, or a combination thereof.

3. The method of claim 2 , wherein the ferroelectric material film further comprises a dopant, and

the dopant comprises one of carbon (C), silicon (Si), magnesium (Mg), aluminum (Al), yttrium (Y), germanium (Ge), tin (Sn), strontium (Sr), lead (Pb), calcium (Ca), barium (Ba), titanium (Ti), zirconium (Zr), gadolinium (Ga), lanthanum (La), and a combination thereof.

4. The method of claim 1 , wherein the crystallization seed film comprises one of silicon (Si), germanium (Ge), silicon germanium (SiGe), silicon carbide (SiC), and a combination thereof.

5. The method of claim 1 , wherein the crystallization seed film has a lattice constant that is different from that of the crystalline ferroelectric film.

6. The method of claim 1 , wherein the crystallization seed film is formed at a temperature that is lower than a crystallization temperature of the ferroelectric material film.

7. The method of claim 1 , wherein the crystallization seed film is formed at a process temperature that is lower than 500° C.

8. The method of claim 1 , wherein heat-treating the ferroelectric material film is performed at a process temperature of 500° C. to 1000° C.

9. The method of claim 1 , further comprising:

forming an interfacial insulating layer between the substrate and the ferroelectric material film.

10. The method of claim 1 , further comprising:

patterning the electrode film and the crystalline ferroelectric film to form a gate electrode layer and a ferroelectric layer over the substrate; and

selectively implanting a dopant into regions of the substrate that are exposed on opposite sides of the gate electrode layer with respect to the gate electrode layer, thereby forming a source region and a drain region in the substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 24, 2018
From: YOO, HYANGKEUN
To: SK HYNIX INC.
Reel/Frame 047303/0429 →
Priority Claims (1)
KR 10-2018-0015858 · Feb 8, 2018 · national
Continuity (1)
Related Publication 20190244973A1 · Aug 8, 2019
Cited By (1)
US 12,382,704