IP Library › Granted Patent US 10,833,202
Granted Patent B2
US 10,833,202 · App. 15/827,426 · Granted Nov 10, 2020

Manufacturing method of semiconductor device

Inventors: Junichi Koezuka (Tochigi, JP); Shinji Ohno (Atsugi, JP); Yuichi Sato (Isehara, JP); Shunpei Yamazaki (Setagaya, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/7869H01L29/24H01L29/495H01L29/4908H01L29/66969H01L29/78603H01L29/78618
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,833,202
App. No.
15/827,426
Granted
Nov 10, 2020
Kind
B2
Abstract

A transistor using an oxide semiconductor, which has good on-state characteristics is provided. A high-performance semiconductor device including the transistor capable of high-speed response and high-speed operation is provided. The transistor includes the oxide semiconductor film including a channel formation region and low-resistance regions in which a metal element and a dopant are included. The channel formation region is positioned between the low-resistance regions in the channel length direction. In a manufacturing method of the transistor, the metal element is added by heat treatment performed in the state where the oxide semiconductor film is in contact with a film including the metal element and the dopant is added through the film including the metal element by an implantation method so that the low resistance regions in which a metal element and a dopant are included are formed.

Claims (23)

1. A semiconductor device comprising:

an oxide semiconductor layer comprising a first region, a second region, a third region, and a fourth region;

a gate electrode layer over the oxide semiconductor layer;

a first electrode electrically connected to the second region; and

a nitride layer over the oxide semiconductor layer, the gate electrode layer, and the first electrode,

wherein the nitride layer contains a metal element,

wherein the gate electrode layer overlaps the first region,

wherein the second region and the third region are in contact with the nitride layer,

wherein the first electrode overlaps and is in contact with the fourth region,

wherein a concentration of the metal element of the second region and a concentration of the metal element of the third region are each higher than a concentration of the metal element of the first region and a concertation of the metal element in the fourth region, and

wherein a resistance of the second region and a resistance of the third region are each lower than a resistance of the first region and a resistance of the fourth region.

2. The semiconductor device according to claim 1 , further comprising:

a second electrode electrically connected to the third region,

wherein the second electrode overlaps and is in contact with a fifth region of the oxide semiconductor layer, and

wherein the concentration of the metal element of the second region and the concentration of the metal element of the third region are each higher than a concentration of the metal element of the fifth region.

3. The semiconductor device according to claim 2 , further comprising:

a third electrode; and

a fourth electrode,

wherein the nitride layer is over the second electrode, and

wherein the third electrode is electrically connected to the first electrode through a first opening in the nitride layer and the fourth electrode is electrically connected to the second electrode through a second opening in the nitride layer.

4. The semiconductor device according to claim 1 , wherein the metal element is one or more selected from aluminum, titanium, molybdenum, tungsten, hafnium, tantalum, lanthanum, barium, magnesium, zirconium, and nickel.

5. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer comprises indium.

6. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer comprises indium, gallium and zinc.

Priority Claims (1)
JP 2011-129976 · Jun 10, 2011 · national
Continuity (3)
Continuation 15044428 · Feb 16, 2016
Continuation 13484670 · May 31, 2012
Related Publication 20180145180A1 · May 24, 2018
Cited By (1)
US 12,707,680