IP Library › Granted Patent US 10,840,435
Granted Patent B2
US 10,840,435 · App. 16/528,288 · Granted Nov 17, 2020

Magnetic tunnel junction device and magnetic resistance memory device

Inventors: Yoshiaki Sonobe (Yokohama, JP); Yoshinobu Nakatani (Yokohama, JP)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H01L43/02G11C11/161H01F10/3272H01F10/3286H01L27/226H01L43/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,840,435
App. No.
16/528,288
Granted
Nov 17, 2020
Kind
B2
Abstract

Provided are a magnetic tunnel junction device and a magnetic resistance memory device which are capable of both reducing a write current and increasing a write speed. The magnetic tunnel junction device includes a free layer having a first magnetization direction that is changeable, a pinned layer that is configured to maintain a second magnetization direction in a predetermined direction, and an insulating layer between the free layer and the pinned layer. The free layer includes a first free layer having perpendicular magnetic anisotropy and high polarizability, and a second free layer that is antiferromagnetic-coupled to the first free layer.

Claims (58)

1. A magnetic tunnel junction device comprising:

a free layer configured to have a first magnetization direction that is changeable;

a pinned layer that is configured to maintain a second magnetization direction in a predetermined direction; and

an insulating layer between the free layer and the pinned layer,

wherein the free layer comprises a first free layer and a second free layer that is antiferromagnetic-coupled to the first free layer, and

wherein the first free layer has a perpendicular magnetic anisotropy and a high polarizability relative to the second free layer.

2. The magnetic tunnel junction device of claim 1 ,

wherein the first free layer is between the insulating layer and the second free layer, and

wherein a magnetic anisotropy of the second free layer is less than a magnetic anisotropy of the first free layer.

3. The magnetic tunnel junction device of claim 2 , further comprising:

an antiferromagnetic coupling (AFC) control layer configured to control antiferromagnetic coupling between the first free layer and the second free layer.

4. The magnetic tunnel junction device of claim 1 ,

wherein the first free layer is between the insulating layer and the second free layer, and

wherein the second free layer comprises a second thickness that is less than a first thickness of the first free layer.

5. The magnetic tunnel junction device of claim 4 , further comprising:

an antiferromagnetic coupling (AFC) control layer configured to control antiferromagnetic coupling between the first free layer and the second free layer.

6. The magnetic tunnel junction device of claim 1 ,

wherein the first free layer is between the insulating layer and the second free layer, and

wherein the first free layer comprises a first thickness that is less than a second thickness of the second free layer.

7. The magnetic tunnel junction device of claim 6 , further comprising:

an antiferromagnetic coupling (AFC) control layer configured to control antiferromagnetic coupling between the first free layer and the second free layer.

8. The magnetic tunnel junction device of claim 1 , further comprising:

an antiferromagnetic coupling (AFC) control layer configured to control antiferromagnetic coupling between the first free layer and the second free layer.

9. The magnetic tunnel junction device of claim 8 , wherein the AFC control layer comprises a magnetic layer having a thickness less than or equal to 2 nm.

10. The magnetic tunnel junction device of claim 8 , wherein the AFC control layer comprises at least one of MnGa, Ru, Ir, MgO, Pt, Co, Pd, W, or Ta.

11. A magnetic resistance memory device comprising:

a magnetic tunnel junction device comprising:

a free layer configured to have a first magnetization direction that is changeable;

a pinned layer that is configured to maintain a second magnetization direction in a predetermined direction; and

an insulating layer between the free layer and the pinned layer; and

an electrode configured to receive a voltage to apply to the magnetic tunnel junction device,

wherein the free layer comprises a first free layer and a second free layer that is antiferromagnetic-coupled to the first free layer, and

wherein the first free layer has a perpendicular magnetic anisotropy and a high polarizability relative to the second free layer.

12. The magnetic resistance memory device of claim 11 ,

wherein the electrode is configured to apply the voltage to the magnetic tunnel junction device changes the first magnetization direction of the free layer.

13. The magnetic resistance memory device of claim 11 ,

wherein the voltage is applied in a direction substantially perpendicular to junction surfaces of the pinned layer and the free layer such that a current flows through the magnetic tunnel junction device by a tunneling effect.

14. The magnetic resistance memory device of claim 11 ,

wherein a value of data written in the magnetic resistance memory device is changed by changing a current direction through the free layer.

15. The magnetic resistance memory device of claim 11 ,

wherein the electrode is configured to apply the voltage between a bit line and a diffusion region of the magnetic resistance memory device.

16. The magnetic resistance memory device of claim 11 , further comprising:

an antiferromagnetic coupling (AFC) control layer between the first free layer and the second free layer,

wherein the AFC control layer is configured to control antiferromagnetic coupling between the first free layer and the second free layer.

17. A memory cell of a magnetic resistance memory device, the memory cell comprising:

a magnetic tunnel junction device,

wherein the magnetic tunnel junction device comprises a first layer with high spin polarization and a second layer with perpendicular magnetization relative to the first layer.

18. The memory cell of claim 17 ,

wherein the memory cell is configured to receive a voltage applied to the magnetic tunnel junction device between a bit line and a first diffusion region of the memory cell.

19. The memory cell of claim 17 , further comprising:

an antiferromagnetic coupling (AFC) control layer configured to control antiferromagnetic coupling between the first layer and the second layer.

20. The memory cell of claim 17 , further comprising:

a substrate;

a first diffusion region on the substrate, wherein the first diffusion region comprises a drain region;

a second diffusion region comprising a source region;

a contact plug that electrically connects the first diffusion region and the magnetic tunnel junction device; and

a bit line connected to the magnetic tunnel junction device and configured to select the memory cell,

wherein the memory cell is configured to receive a voltage applied to the magnetic tunnel junction device between the bit line and the first diffusion region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 31, 2019
From: SONOBE, YOSHIAKI; NAKATANI, YOSHINOBU
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 049922/0789 →
Priority Claims (1)
JP 2018-207544 · Nov 2, 2018 · national
Continuity (1)
Related Publication 20200144482A1 · May 7, 2020
Cited By (3)
US 12,190,928 US 12,272,476 US 12,648,363