IP Library › Granted Patent US 10,854,494
Granted Patent B2
US 10,854,494 · App. 16/025,360 · Granted Dec 1, 2020

Method for producing an interface intended to assemble temporarily a microelectronic support and a manipulation handle, and temporary assembly interface

Inventors: Jean Charbonnier (Grenoble, FR); Frederic-Xavier Gaillard (Voiron, FR)
Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
H01L21/6835H01L21/2007H01L21/56H01L21/561H01L21/7806C23C16/24H01L2221/6834H01L2221/68327H01L2221/68359H01L2221/68381H01L2224/94
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,854,494
App. No.
16/025,360
Granted
Dec 1, 2020
Kind
B2
Abstract

Method for producing an interface for assembling temporarily a microelectronic support and a handle, comprising at least the formation of a first layer comprising at least one material capable of releasing at least one chemical species under the action of a physical-chemical treatment, the formation of a second layer comprising at least one material capable of receiving the at least one chemical species so as to cause its embrittlement, and the embrittlement of the interface by application of a heat treatment, such that the at least one species is released from the first layer and reacts with all or part of the material of the second layer.

Claims (27)

1. A production method for producing an interface intended to assemble temporarily a first and a second element, comprising at least:

a) formation of a first layer comprising at least one material capable of releasing at least one chemical species under action of a physical-chemical treatment,

b) formation of a second layer comprising at least one material capable of receiving the at least one chemical species so as to cause embrittlement of the second layer, the first layer and a second layer being at least in part in contact,

wherein the embrittlement comprises obtaining an adherence energy of the second layer to one of the first and second elements along a plane transversal to a stack direction of the first layer and second layer less than or equal to 1 J/m 2 .

2. The production method according to claim 1 , wherein the formation of the first layer is such that the at least one chemical species is trapped in the material of the first layer.

3. The production method according to claim 1 , wherein the second layer is at least in part porous.

4. The production method according to claim 1 wherein the second layer is at least in part porous and the method further comprises, during the formation of the second layer, producing an external zone having a porosity less than a central zone.

5. The production method according to claim 1 , wherein step a) is carried out by deposition of amorphous silicon by chemical vapor deposition or plasma-enhanced chemical vapor deposition, and the second layer is at least in part made of porous silicon.

6. The production method according to claim 1 , comprising a chemical treatment of the second layer using one of an oxidation by plasma, an oxidation by liquid process, such as oxidation in a peroxide medium, a gaseous oxidation treatment, and a thermal oxidation treatment.

7. An assembly method for assembling temporarily a first element and a second element comprising:

production of an interface according to the production method according to claim 1 ,

assembly of the first element and the second element through said interface such that the first layer is on a side of the second element and the second layer is on a side of the first element,

a step of embrittlement of the interface such that the at least one species is released from the first layer and reacts with all or part of the material of the second layer,

wherein at an end of the embrittlement step an adherence energy of the second layer to the first element along a plane transversal to a stack direction of the first layer and second layer is less than or equal to 1 J/m 2 .

8. The assembly method according to claim 7 , wherein the second layer is produced on a front face of the first element.

9. The assembly method according to claim 8 , wherein the embrittlement step takes place before the assembly.

10. The assembly method according to claim 8 , wherein the embrittlement step is a heat treatment between 250° C. and 500° C.

11. A method for producing at least one part of at least one microelectronic device implementing the assembly method according to claim 8 , wherein the first element is a temporary handle and the second element is a microelectronic support, said method comprising a step of removal of the handle after the embrittlement step.

12. A method for producing a thin film implementing the assembly method according to claim 8 , wherein the first element is a support substrate and the second element is a thin film, said method comprising a step of removal of the support substrate after the embrittlement step.

13. An interface intended to assemble temporarily a first and second element comprising at least:

a first layer comprising at least one material capable of releasing at least one chemical species under the action of a physical-chemical treatment, and

a second layer comprising at least one material capable of receiving the one or more chemical species so as to cause embrittlement of the second layer, wherein an adherence energy of the second layer to one of the first and second elements along a plane transversal to a stack direction of the first layer and second layer is less than or equal to 1.1/m 2 .

14. The interface according to claim 13 , in which the first layer is made of amorphous silicon and the second layer is made of porous silicon.

15. The interface according to claim 14 , in which the second layer has a porosity comprised between 20% and 80%.

16. The interface according to claim 13 , in which a thickness of the first layer is between 100 nm and 10 μm and a thickness of the second layer is between 100 nm and 100 μm.

17. The interface according to claim 13 , comprising an encapsulation layer covering the first layer.

18. The interface according to claim 13 , comprising an encapsulation layer covering the first layer, said encapsulation layer being made of SiO2.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2018
From: CHARBONNIER, JEAN; GAILLARD, FREDERIC-XAVIER
To: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
Reel/Frame 046943/0591 →
Priority Claims (1)
FR 17 56269 · Jul 3, 2017 · national
Continuity (1)
Related Publication 20190006221A1 · Jan 3, 2019
Cited By (1)
US 1,131,645