IP Library Granted Patent US 10,897,093
Granted Patent B2
US 10,897,093 · App. 16/459,514 · Granted Jan 19, 2021

Semiconductor apparatus

Inventor: Takahiro Mitsumoto (Kawasaki, JP)
Assignee: FUJI ELECTRIC CO., LTD.
H01R4/305H01L23/049H01L23/564H01L23/5383H01L25/072H01L25/18
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,897,093
App. No.
16/459,514
Granted
Jan 19, 2021
Kind
B2
Abstract

In order to prevent breakage of a nut holder that holds a nut, a semiconductor apparatus includes a main terminal connected to an external conductor by a screw, a nut into which a tip of the screw is screwed, and a nut holder. The nut holder includes a recess holding the nut therein, and a peripheral wall surrounding the recess and having an opening. The peripheral wall is discontinuous at a position at which the opening is formed.

Claims (42)

1. A semiconductor apparatus, comprising:

a main terminal connected to an external conductor by a screw;

a nut into which a tip of the screw is screwed; and

a nut holder including a recess holding the nut therein, and a peripheral wall surrounding the recess so as to face in a direction orthogonal to a rotation axis of the screw, an external surface of the nut and having an opening, the peripheral wall being discontinuous in a rotation direction of the screw at a position at which the opening is formed.

2. The semiconductor apparatus according to claim 1 , further comprising

a substrate having an electronic circuit formed therein, the main terminal being connected to the electronic circuit,

a case housing the substrate and exposing a portion of the main terminal to the exterior of the case, wherein

the case includes an insertion groove, the nut holder being inserted in the insertion groove so that an exposed portion of the main terminal faces the nut.

3. The semiconductor apparatus according to claim 2 , wherein

the main terminal includes

a main surface, including the exposed portion, facing a surface of the substrate and having two ends, and

a pair of legs each extending from a corresponding one of the two ends of the main surface toward the substrate, wherein

the main surface includes a through hole through which the screw is inserted,

the insertion groove is disposed between the pair of the legs,

the nut holder is inserted so that a center of the nut held in the recess is aligned with a center of the through hole, and

the opening of the nut holder faces one of the pair of the legs.

4. The semiconductor apparatus according to claim 1 , wherein the opening of the peripheral wall of the nut holder penetrates through the peripheral wall in the direction orthogonal to the rotation axis of the screw.

5. A semiconductor apparatus, comprising:

a plurality of main terminals each of which is connected to an external conductor by a screw;

a plurality of nuts into each of which a tip of the screw is screwed; and

a nut holder including a plurality of recesses each of which holds a corresponding one of the nuts therein, and a plurality of peripheral walls each of which surrounds a corresponding one of the recesses so as to face in a direction orthogonal to a rotation axis of the screw, an external surface of the corresponding one of the nuts and has an opening, each peripheral wall being discontinuous in a rotation direction of the screw at a position at which a corresponding one of the openings is formed.

6. The semiconductor apparatus according to claim 5 , further comprising

a substrate having an electronic circuit formed therein, each main terminal being connected to the electronic circuit,

a case housing the substrate and exposing a portion of said each main terminal to the exterior of the case, wherein

the case includes an insertion groove, the nut holder being inserted in the insertion groove so that an exposed portion of said each main terminal faces a corresponding one of the nuts.

7. The semiconductor apparatus according to claim 6 , wherein

said each main terminal includes

a main surface, including the exposed portion, facing a surface of the substrate and having two ends, and

a pair of legs each extending from a corresponding one of the two ends of the main surface toward the substrate, wherein

the main surface includes a through hole through which the screw is inserted,

the insertion groove is disposed between the pair of the legs of said each main terminal,

the nut holder is inserted so that a center of each of the nuts is aligned with a center of each of the through holes, and

each of the openings of the nut holder faces one of a corresponding pair of the legs.

8. The semiconductor apparatus according to claim 7 , wherein

the main terminals are arranged in a direction in which the nut holder is inserted.

9. The semiconductor apparatus according to claim 8 , wherein

the nuts are hexagon nuts,

each of the recesses has a hexagon shape that corresponds to a shape of the corresponding one of the nuts in a plan view, and

one of pairs of opposed surfaces defining the hexagon shape of each of the nuts is parallel to a surface of one of the pair of the legs.

10. The semiconductor apparatus according to claim 9 , wherein

each of the recesses has a shape defining a gap between an inner wall therein and the external surface of the corresponding one of the nuts, the gap being positioned at a prescribed angular interval with respect to the opening.

11. The semiconductor apparatus according to claim 5 , wherein the opening of one of the plurality of peripheral walls penetrates through the one of the plurality of peripheral walls in the direction orthogonal to the rotation axis of the screw.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2019
From: MITSUMOTO, TAKAHIRO
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 049723/0278 →
Priority Claims (1)
JP 2018-148281 · Aug 7, 2018 · national
Continuity (1)
Related Publication 20200052420A1 · Feb 13, 2020