IP Library Granted Patent US 10,903,073
Granted Patent B2
US 10,903,073 · App. 16/348,125 · Granted Jan 26, 2021

Systems and methods of dislocation filtering for layer transfer

Inventors: Jeehwan Kim (Cambridge, MA); Kyusang Lee (Cambridge, MA)
Assignee: Massachusetts Institute of Technology
H01L21/02444H01L21/02389H01L21/02455H01L21/02458H01L21/02485H01L21/02502H01L21/683H01L21/762H01L21/02392
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,903,073
App. No.
16/348,125
Granted
Jan 26, 2021
Kind
B2
Abstract

A method of manufacturing a semiconductor device includes forming a first epitaxial layer on a first substrate. The first substrate includes a first semiconductor material having a first lattice constant and the first epitaxial layer includes a second semiconductor material having a second lattice constant different from the first lattice constant. The method also includes disposing a graphene layer on the first epitaxial layer and forming a second epitaxial layer comprising the second semiconductor material on the graphene layer. This method can increase the substrate reusability, increase the release rate of functional layers, and realize precise control of release thickness.

Claims (24)

1. A method of manufacturing a semiconductor device, the method comprising:

forming a first epitaxial layer on a first substrate, the first substrate comprising a first semiconductor material having a first lattice constant and the first epitaxial layer comprising a second semiconductor material having a second lattice constant different from the first lattice constant;

disposing a graphene layer on the first epitaxial layer; and

forming a second epitaxial layer comprising the second semiconductor material on the graphene layer,

wherein the graphene layer physically separates the first epitaxial layer and the second epitaxial layer.

2. The method of claim 1 , wherein the first substrate comprises GaN and the first epitaxial layer comprises InGaN.

3. The method of claim 1 , wherein the first substrate comprises GaAs and the first epitaxial layer comprises InGaP.

4. The method of claim 1 , wherein the first substrate comprises InP and the first epitaxial layer comprises InGaAs.

5. The method of claim 1 , wherein disposing the graphene layer comprises:

forming the graphene layer on a second substrate; and

transferring the graphene layer from the second substrate to the first epitaxial layer.

6. The method of claim 5 , wherein the second substrate comprises silicon carbide and the graphene layer comprises a single-crystalline graphene layer.

7. The method of claim 5 , wherein the second substrate comprises a copper foil and the graphene layer comprises a poly-crystalline graphene layer.

8. The method of claim 1 , further comprising:

transferring the second epitaxial layer to a host substrate.

9. The method of claim 8 , wherein transferring the second epitaxial layer comprises exfoliating the second epitaxial layer from the graphene layer and disposing the second epitaxial layer on the host substrate.

10. The method of claim 8 , wherein transferring the second epitaxial layer comprises:

forming a metal stressor on the second epitaxial layer;

disposing a flexible tape on the metal stressor; and

pulling the second epitaxial layer and the metal stressor off the graphene layer with the flexible tape.

11. The method of claim 8 , further comprising:

forming a third epitaxial layer comprising the second semiconductor material on the graphene layer after transferring the second epitaxial layer to the host substrate.

12. A semiconductor device formed by the method of claim 1 .

13. The method of claim 1 , wherein a single monolayer of graphene is present between the first epitaxial layer and the second epitaxial layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 5, 2019
From: KIM, JEEHWAN; LEE, KYUSANG
To: MASSACHUSETTS INSTITUTE OF TECHNOLOGY
Reel/Frame 050280/0197 →
Continuity (2)
Provisional Application 62418964 · Nov 8, 2016
Related Publication 20190259608A1 · Aug 22, 2019
Cited By (3)
US 12,469,699 US 12,471,411 US 12,685,041