IP Library › Granted Patent US 10,942,225
Granted Patent B2
US 10,942,225 · App. 16/266,135 · Granted Mar 9, 2021

Wiring open detection circuit

Inventors: Youichi Satou (Kanagawa, JP); Masazumi Shiochi (Tokyo, JP); Satoko Susa (Tokyo, JP)
Assignees: Kabushiki Kaisha Toshiba; Toshiba Electronic Devices & Storage Corporation
G01R31/67G01R31/2884
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,942,225
App. No.
16/266,135
Granted
Mar 9, 2021
Kind
B2
Abstract

In one embodiment, a wiring open detection circuit includes a signal processing circuit, a terminal, a diode, and an open decision circuit. The signal processing circuit is connected to one end of a first wiring and outputs a signal processed signal to the first wiring. The terminal is connected to the other end of the first wiring. The diode has one end connected to the terminal. The open decision circuit applies a first voltage to the other end of the diode, and detects change in a current flowing in the first wiring to decide whether or not the first wiring is open.

Claims (27)

1. A wiring open detection circuit comprising:

a signal processing circuit connected to one end of a first wiring to output a signal processed signal to the first wiring;

a terminal connected to the other end of the first wiring;

a diode having one end connected to the terminal; and

an open decision circuit configured to apply a first voltage to the other end of the diode, and to detect change in a current flowing in the first wiring to decide whether or not the first wiring is open.

2. The wiring open detection circuit according to claim 1 , further comprising:

a test bus provided between the diode and the open decision circuit.

3. The wiring open detection circuit according to claim 2 , wherein

the signal processing circuit, the first wiring, the terminal, the diode, and the test bus are provided in a semiconductor integrated circuit.

4. The wiring open detection circuit according to claim 3 , wherein

the one end of the diode is a cathode,

the other end of the diode is an anode, and

the first voltage is a positive voltage larger than a forward voltage of the diode.

5. The wiring open detection circuit according to claim 4 , wherein

when the semiconductor integrated circuit is in normal operation, the first voltage is set to a ground side potential, and

at the time of an open test of the first wiring, the first voltage is set to the positive voltage larger than the forward voltage of the diode, and when the current flowing in the first wiring changes, the first wiring is decided not to be disconnected, and when the current flowing in the first wiring is constant, the first wiring is decided to be in open failure.

6. The wiring open detection circuit according to claim 3 , wherein

the one end of the diode is an anode,

the other end of the diode is a cathode, and

the first voltage is a positive voltage larger than a breakdown voltage of the diode.

7. The wiring open detection circuit according to claim 6 , wherein

when the semiconductor integrated circuit is in normal operation, the first voltage is set to a ground side potential, and

at the time of an open test of the first wiring, the first voltage is set to the positive voltage larger than the breakdown voltage of the diode, and when the current flowing in the first wiring changes, the first wiring is decided not to be disconnected, and when the current flowing in the first wiring is constant, the first wiring is decided to be in open failure.

8. The wiring open detection circuit according to claim 3 , wherein

the first wiring includes a plurality of metal wirings arranged in parallel in the semiconductor integrated circuit, the metal winding having a length not less than 1 mm.

9. The wiring open detection circuit according to claim 3 , wherein

the signal processing circuit is an output buffer provided at an output side of the semiconductor integrated circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2019
From: SATOU, YOUICHI; SHIOCHI, MASAZUMI; SUSA, SATOKO
To: KABUSHIKI KAISHA TOSHIBA; TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION
Reel/Frame 048229/0114 →
Priority Claims (1)
JP JP2018-130394 · Jul 10, 2018 · national
Continuity (1)
Related Publication 20200018788A1 · Jan 16, 2020