Semiconductor storage circuit
First and second memory cell arrays each having memory cells arranged in the X and Y directions lie side by side in the Y direction with space between them. A relay buffer is provided between first and second row decoders for buffering a control signal to be supplied to the second row decoder. An inter-array block between the first and second memory cell arrays is constituted by at least either a tap cell or a dummy memory cell. The relay buffer and the inter-array block are the same in position and size in the Y direction.
1. A semiconductor storage circuit, comprising:
a first memory cell array having a plurality of memory cells arranged in X and Y directions;
a second memory cell array having a plurality of memory cells arranged in the X and Y directions and lying side by side with the first memory cell array in the Y direction with space between them;
a first row decoder including a plurality of word line drivers corresponding to rows of the first memory cell array;
a second row decoder including a plurality of word line drivers corresponding to rows of the second memory cell array and lying side by side with the first row decoder in the Y direction with space between them;
a control circuit configured to generate a control signal to be supplied to the first and second row decoders:
a relay buffer, provided between the first row decoder and the second row decoder, configured to buffer the control signal to be supplied to the second row decoder; and
an inter-array block provided between the first memory cell array and the second memory cell array and constituted by at least either a tap cell or a dummy memory cell, wherein
the relay buffer and the inter-array block are the same in position and size in the Y direction.
2. The semiconductor storage circuit of claim 1 , wherein
the inter-array block is constituted by only a dummy memory cell.
3. The semiconductor storage circuit of claim 1 , wherein
the first memory cell array, the inter-array block, and the second memory cell array each include a plurality of gates extending in the X direction, and
a gate pitch in the Y direction is uniform in the first memory cell array, the inter-array block, and the second memory cell array.
4. The semiconductor storage circuit of claim 1 , wherein
the dummy memory cell constituting the inter-array block has the same layout as the memory cells of the first and second memory cell arrays.
5. The semiconductor storage circuit of claim 1 , comprising:
bit lines extending in the Y direction over the first memory cell array, the inter-array block, and the second memory cell array.
6. A semiconductor storage circuit, comprising:
a first memory cell array having a plurality of memory cells arranged in X and Y directions;
a second memory cell array having a plurality of memory cells arranged in the X and Y directions and lying side by side with the first memory cell array in the Y direction with space between them;
a first row decoder including a plurality of word line drivers corresponding to rows of the first memory cell array;
a second row decoder including a plurality of word line drivers corresponding to rows of the second memory cell array and lying side by side with the first row decoder in the Y direction with space between them;
a control circuit configured to generate a control signal to be supplied to the first and second row decoders:
a relay buffer, provided between the first row decoder and the second row decoder, configured to buffer the control signal to be supplied to the second row decoder; and
an inter-array block provided between the first memory cell array and the second memory cell array and constituted by at least either a tap cell or a dummy memory cell, wherein
a region between the first row decoder and the second row decoder is the same as the inter-array block in position and size in the Y direction.
7. The semiconductor storage circuit of claim 6 , wherein
the inter-array block is constituted by only a dummy memory cell.
8. The semiconductor storage circuit of claim 6 , wherein
the first memory cell array, the inter-array block, and the second memory cell array each include a plurality of gates extending in the X direction, and
a gate pitch in the Y direction is uniform in the first memory cell array, the inter-array block, and the second memory cell array.
9. The semiconductor storage circuit of claim 6 , wherein
the dummy memory cell constituting the inter-array block has the same layout as the memory cells of the first and second memory cell arrays.
10. The semiconductor storage circuit of claim 6 , comprising:
bit lines extending in the Y direction over the first memory cell array, the inter-array block, and the second memory cell array.