IP Library › Granted Patent US 10,950,154
Granted Patent B2
US 10,950,154 · App. 16/292,326 · Granted Mar 16, 2021

Display device and method for manufacturing the same

Inventors: Kwan-Yup Shin (Yongin-si, KR); Jun-Ho Bae (Asan-si, KR); Jae Hyoung Youn (Hwaseong-si, KR); Da Young Lee (Seoul, KR); Jin Young Lee (Cheonan-si, KR); Hyeok Jun Lee (Goyang-si, KR)
Assignee: Samsung Display Co., Ltd.
G09G3/20G02F1/13458G02F1/136286H01L27/3276G09G2300/0408G09G2300/0426G09G2300/0439G09G2310/0286G09G2310/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,950,154
App. No.
16/292,326
Granted
Mar 16, 2021
Kind
B2
Abstract

A display device including: a display panel including a plurality of pixels arranged therein; a plurality of gate lines disposed in the display panel to transfer gate signals to the pixels; and a gate driver disposed in the display panel to include a plurality of stages that generate gate signals and output them to the gate lines. A first one of the stages is connected with a first one and a second one of the gate lines through a gate pad, the gate pad includes a first gate pad, a second gate pad, and a third gate pad, and the first gate pad, the second gate pad, and the third gate pad are connected with each other through a gate pad connecting member.

Claims (70)

1. A display device comprising:

a display panel comprising a plurality of pixels;

a plurality of gate lines disposed in the display panel and configured to transfer gate signals to the pixels;

a gate driver disposed in the display panel and comprising a plurality of stages configured to generate gate signals and output the gate signals to the gate lines;

a substrate in which the gate pad, the first gate line, and the second gate line are disposed;

a gate insulating layer disposed on the substrate, the gate pad, the first gate line, and the second gate line;

a stage connection line disposed on the gate insulating layer and connected with the first stage; and

a passivation layer disposed on the gate insulating layer and the stage connection line,

wherein:

a first one of the stages is connected with a first one and a second one of the gate lines through a gate pad;

the gate pad comprises a first gate pad, a second gate pad, and a third gate pad; and

the first gate pad, the second gate pad, and the third gate pad are connected with each other through a gate pad connecting member; and

the gate pad connecting member is disposed on the passivation layer.

2. The display device of claim 1 , further comprising a stage connecting member disposed on the passivation layer to connect the third gate pad and the stage connection line.

3. The display device of claim 2 , wherein:

the first gate pad is connected with the first gate line;

the second gate pad is connected with the second gate line; and

the third gate pad comprises a gate pad extension connected with the stage connection line.

4. The display device of claim 3 , wherein:

the passivation layer includes a pad first contact hole, a pad second contact hole, a stage first contact hole, and a stage second contact hole;

the pad first contact hole overlaps the gate pad and the second gate pad;

the pad second contact hole overlaps the third gate pad;

the stage first contact hole overlaps the gate pad extension; and

the stage second contact hole overlaps the stage connection line.

5. The display device of claim 4 , wherein:

the gate pad connecting member connects the first gate pad and the third gate pad through the pad first contact hole and the pad second contact hole;

the gate pad connecting member connects the second gate pad and the third gate pad through the pad first contact hole and the pad second contact hole; and

the gate pad connecting member connects the first gate pad and the second gate pad through the pad first contact hole.

6. The display device of claim 5 , wherein the stage connecting member connects the gate pad extension and the stage connection line through the stage first contact hole and the stage second contact hole.

7. The display device of claim 6 , wherein one of the pixels comprises:

a gate electrode disposed on the substrate;

a semiconductor layer disposed on the gate insulating layer;

a source electrode and a drain electrode disposed on the gate insulating layer and the semiconductor layer to be separated from each other; and

a pixel electrode disposed on the passivation layer, and connected with the drain electrode.

8. The display device of claim 7 , wherein:

the gate pad and the gate electrode include a same material;

the stage connection line, the source electrode, and the drain electrode include a same material; and

the pixel electrode, the gate pad connecting member, and the stage connecting member include a same material.

9. The display device of claim 1 , further comprising a plurality of data lines disposed on the display panel to transfer data signals to the pixels,

wherein:

the pixels are disposed in a form of a plurality of rows and a plurality of columns; and

one of the pixels includes a pixel transistor connected to one of the gate lines and one of the data lines, and a pixel electrode connected with the pixel transistor.

10. The display device of claim 9 , wherein the pixel transistors of the pixels adjacent to each other in a column direction are connected to a same data line.

11. The display device of claim 9 , wherein the pixel transistors of the pixels adjacent to each other in a column direction are connected to different data lines.

12. A display device comprising:

a display panel comprising a plurality of pixels;

a plurality of gate lines disposed in the display panel and configured to transfer gate signals to the pixels;

a gate driver disposed in the display panel and comprising a plurality of stages configured to generate gate signals and output the gate signals to the gate lines; and

a plurality of data lines disposed on the display panel to transfer data signals to the pixels,

wherein:

a first one of the stages is connected with a first one and a second one of the gate lines through a gate pad;

the gate pad comprises a first gate pad, a second gate pad, and a third gate pad;

the first gate pad, the second gate pad, and the third gate pad are connected with each other through a gate pad connecting member;

the pixels are disposed in a form of a plurality of rows and a plurality of columns;

one of the pixels includes a pixel transistor connected to one of the gate lines and one of the data lines, and a pixel electrode connected with the pixel transistor;

the pixel electrode comprises a first subpixel electrode and a second subpixel electrode which are separated from each other;

the pixel transistor comprises a first pixel transistor connected with the first subpixel electrode and a second pixel transistor connected with the second subpixel electrode; and

the first pixel transistor and the second pixel transistor are connected with different data lines.

13. A display device comprising:

a display panel comprising a plurality of pixels;

a plurality of gate lines disposed in the display panel and configured to transfer gate signals to the pixels;

a gate driver disposed in the display panel and comprising a plurality of stages configured to generate gate signals and output the gate signals to the gate lines; and

a plurality of data lines disposed on the display panel to transfer data signals to the pixels,

wherein:

a first one of the stages is connected with a first one and a second one of the gate lines through a gate pad;

the gate pad comprises a first gate pad, a second gate pad, and a third gate pad;

the first gate pad, the second gate pad, and the third gate pad are connected with each other through a gate pad connecting member;

the pixels are disposed in a form of a plurality of rows and a plurality of columns;

one of the pixels includes a pixel transistor connected to one of the gate lines and one of the data lines, and a pixel electrode connected with the pixel transistor; and

the pixel transistors of the pixels adjacent to each other in a column direction are connected to different data lines for every two pixels.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2019
From: SHIN, KWAN-YUP; BAE, JUN-HO; YOUN, JAE HYOUNG; LEE, DA YOUNG; LEE, JIN YOUNG; LEE, HYEOK JUN
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 048497/0675 →
Priority Claims (1)
KR 10-2018-0081630 · Jul 13, 2018 · national
Continuity (1)
Related Publication 20200020263A1 · Jan 16, 2020