IP Library › Granted Patent US 10,964,886
Granted Patent B2
US 10,964,886 · App. 16/329,169 · Granted Mar 30, 2021

Spin transfer torque memory devices having heusler magnetic tunnel junctions

Inventors: Brian Doyle (Portland, OR); Kaan Oguz (Beaverton, OR); Satyarth Suri (Portland, OR); Kevin O'Brien (Portland, OR); Mark Doczy (Beaverton, OR); Charles Kuo (Hillsboro, OR)
Assignee: Intel Corporation
H01L43/10G11C11/16G11C11/161H01F10/329H01L27/228H01L43/02H01L43/08H01L43/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,964,886
App. No.
16/329,169
Granted
Mar 30, 2021
Kind
B2
Abstract

The present disclosure relates to the fabrication of spin transfer torque memory devices, wherein a magnetic tunnel junction of the spin transfer torque memory device is formed with Heusler alloys as the fixed and free magnetic layers and a tunnel barrier layer disposed between and abutting the fixed Heusler magnetic layer and the free Heusler magnetic layer, wherein the tunnel barrier layer is lattice matched to the free Heusler magnetic layer. In one embodiment, the tunnel barrier layer may be a strontium titanate layer.

Claims (46)

1. A microelectronic device, comprising:

a magnetic tunnel junction, including:

a fixed Heusler magnetic layer;

a free Heusler magnetic layer; and

a tunnel barrier layer disposed between and abutting the fixed Heusler magnetic layer and the free Heusler magnetic layer, wherein the tunnel barrier layer has a lattice parameter that is substantially the same as that of the free Heusler magnetic layer.

2. The microelectronic device of claim 1 , wherein the tunnel barrier layer comprises strontium titanate.

3. The microelectronic device of claim 1 , wherein the tunnel barrier layer comprises a Spinel oxide.

4. The microelectronic device of claim 1 , wherein a thickness of the tunnel barrier layer is between about 1 unit cell and 10 unit cells.

5. The microelectronic device of claim 1 , wherein a resistance of the magnetic tunnel junction is between about 1 kΩ-10 kΩ.

6. The microelectronic device of claim 1 , further comprising a free magnetic layer electrode abutting the free Heusler magnetic layer and a fixed magnetic layer electrode abutting the fixed Heusler magnetic layer.

7. The microelectronic device of claim 6 , wherein at least one of the free magnetic layer electrode and the fixed magnetic layer electrode comprises platinum.

8. The microelectronic device of claim 6 , further comprising:

the fixed magnetic layer electrode electrically connected to a bit line; and

a transistor electrically connected to the free magnetic layer electrode, a source line, and a word line.

9. The microelectronic device of claim 6 , further comprising:

the free magnetic layer electrode electrically connected to a bit line; and

a transistor electrically connected to the fixed magnetic layer electrode, a source line, and a word line.

10. A method of forming a microelectronic device, comprising:

forming a magnetic tunnel junction, including:

forming a fixed Heusler magnetic layer;

forming a free Heusler magnetic layer; and

forming a tunnel barrier layer disposed between and abutting the fixed Heusler magnetic layer and the free Heusler magnetic layer, wherein the tunnel barrier layer has a lattice parameter that is substantially the same as that of the free Heusler magnetic layer.

11. The method of claim 10 , wherein forming the tunnel barrier layer comprises forming a strontium titanate tunnel barrier layer.

12. The method of claim 10 , wherein forming the tunnel barrier layer comprises forming a Spinel oxide tunnel barrier layer.

13. The method of claim 10 , wherein forming the tunnel barrier layer comprises forming the tunnel barrier layer having a thickness between about 1 unit cell and 10 unit cells.

14. The method of claim 10 , wherein forming the magnetic tunnel junction comprises forming the magnetic tunnel junction having a resistance between about 1 kΩ-10 kΩ.

15. The method of claim 10 , wherein the fixed Heusler magnetic layer is first formed, followed by forming the tunnel barrier layer on the fixed Heusler magnetic layer, and forming the free Heusler magnetic layer on the tunnel barrier layer.

16. The method of claim 10 , further comprising forming a platinum fixed magnetic layer electrode, wherein the fixed Heusler magnetic is formed on the platinum fixed magnetic layer electrode.

17. The method of claim 10 , wherein the free Heusler magnetic layer is first formed, followed by forming the tunnel barrier layer on the free Heusler magnetic layer, and forming the fixed Heusler magnetic layer on the tunnel barrier layer.

18. The method of claim 10 , further comprising forming a platinum free magnetic layer electrode, wherein the free Heusler magnetic is formed on the platinum free magnetic layer electrode.

19. The method of claim 10 , further comprising:

electrically connecting the fixed Heusler magnetic layer to a bit line; and

forming a transistor electrically connected to the free Heusler magnetic layer, a source line, and a word line.

20. The method of claim 10 , further comprising:

electrically connecting the free Heusler magnetic layer to a bit line; and

forming a transistor electrically connected to the fixed Heusler magnetic layer, a source line, and a word line.

21. An electronic system, comprising:

a board; and

a microelectronic device attached to the board, wherein the microelectronic device includes a spin transfer torque memory device having a magnetic tunnel junction, including:

a fixed Heusler magnetic layer;

a free Heusler magnetic layer; and

a tunnel barrier layer disposed between and abutting the fixed Heusler magnetic layer and the free Heusler magnetic layer, wherein the tunnel barrier layer has a lattice parameter that is substantially the same as that of the free Heusler magnetic layer.

22. The electronic system of claim 21 , wherein the tunnel barrier layer comprises strontium titanate.

23. The electronic system of claim 21 , wherein the tunnel barrier layer comprises a Spinel oxide.

24. The electronic system of claim 21 , wherein a thickness of the tunnel barrier layer is between about 1 unit cell and 10 unit cells.

25. The electronic system of claim 21 , wherein a resistance of the magnetic tunnel junction is between about 1 kΩ-10 kΩ.

Continuity (1)
Related Publication 20190189913A1 · Jun 20, 2019