IP Library › Granted Patent US 10,970,625
Granted Patent B2
US 10,970,625 · App. 15/500,073 · Granted Apr 6, 2021

Device with multiple resistance switches with different switching characteristics

Inventors: Miao Hu (Palo Alto, CA); Jianhua Yang (Palo Alto, CA); Ning Ge (Palo Alto, CA)
Assignee: Hewlett Packard Enterprise Development LP
G06N3/0635G06N3/049G06N3/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,970,625
App. No.
15/500,073
Granted
Apr 6, 2021
Kind
B2
Abstract

A device according to examples of the present disclosure includes a crossbar array including a cell. The cell includes a first resistance switch and a second resistance switch connected in series with the first resistance switch. The first and second resistance switches have different switching characteristics. One of the first and second resistance switches may act as a switch, while the other of the first and second resistance switches may weight the switching behavior of the one that acts as the switch.

Claims (30)

1. A device comprising:

a crossbar array comprising a plurality of memristor-based spatio-temporal (MST) synapses, wherein a respective MST synapse provides spatial and temporal weighting functions, and wherein the MST synapse comprises:

a first resistance switch comprising a first memristor connected in parallel with a resistor; and

a second resistance switch comprising a second memristor and connected in series with the first resistance switch;

wherein the first and second resistance switches have different switching voltages to switch between on and off states.

2. The device of claim 1 wherein the first and second memristors have same on-and-off resistance states.

3. The device of claim 1 wherein:

the resistor is a first resistor; and

the second resistance switch comprises a second resistor connected in parallel with the second memristor.

4. The device of claim 1 wherein:

the first resistance switch comprises a first memristor;

the second resistance switch comprises a second memristor; and

the first and second memristors have different on-and-off resistance states.

5. The device of claim 1 wherein:

one of the first resistance switch and the second resistance switch provides a temporal weighting function of the MST synapse; and

the other of the first resistance switch and the second resistance switch provides a spatial weighting function of the MST synapse.

6. A memristor-based spatio-temporal (MST) synapse that provides spatial and temporal weighting functions, the MST synapse comprising:

a first switch comprising a first memristor connected in parallel with a resistor; and

a second switch comprising a second memristor;

wherein the first switch is connected in series with the second switch.

7. The MST synapse of claim 6 , wherein the first and second switches have different switching voltages to switch between on and off states.

8. The MST synapse of claim 6 , wherein the MST synapse comprises a multilayer structure, wherein the first memristor and the resistor are positioned side by side between a first conducting layer and a second conducting layer, and wherein the second memristor is positioned between the second conducting layer and a third conducting layer.

9. The MST synapse of claim 8 , wherein the first memristor comprises an oxide of tantalum.

10. The MST synapse of claim 8 , wherein the resistor comprises one or more of: polysilicon, TaAl, and TaSiW.

11. A device comprising:

a crossbar array comprising a plurality of memristor-based spatio-temporal (MST) synapses, wherein a respective MST synapse provides spatial and temporal weighting functions, and wherein the MST synapse comprises:

a first resistance switch comprising a first memristor; and

a second resistance switch comprising a second memristor connected in series with the first resistance switch;

wherein the first and second resistance switches have different switching voltages to switch between on and off states,

wherein the first and second memristors have different on-and-off resistance states.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2017
From: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 042584/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 041134 FRAME: 0422. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 8, 2017
From: HU, MIAO; YANG, JIANHUA; GE, NING
To: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
Reel/Frame 042418/0987 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2017
From: HU, MIAO; YANG, JIANHUA; GE, NING
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 041134/0422 →
Continuity (1)
Related Publication 20170243109A1 · Aug 24, 2017