IP Library › Granted Patent US 10,979,007
Granted Patent B2
US 10,979,007 · App. 16/282,391 · Granted Apr 13, 2021

Amplification device with isolation characteristics

Inventors: Hyung Jun Cho (Suwon-si, KR); Hyun Jin Yoo (Suwon-si, KR); Jong Mo Lim (Suwon-si, KR); Hyun Hwan Yoo (Suwon-si, KR); Yoo Sam Na (Suwon-si, KR); Yoo Hwan Kim (Suwon-si, KR)
Assignee: Samsung Electro-Mechanics Co., Ltd.
H03F3/245H03F1/0205H03F1/565H03F3/19
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,979,007
App. No.
16/282,391
Granted
Apr 13, 2021
Kind
B2
Abstract

An amplifying device includes: an amplifying circuit connected between an input terminal and an output terminal and amplifying a signal input in an amplification mode; and a bypass circuit including a filter connected to a bypass path for bypassing the amplifying circuit, wherein the bypass path is in an off-state in the amplification mode and is in an on-state in a bypass mode, and the filter bypasses an input high-frequency signal to ground, in the amplification mode.

Claims (42)

1. An amplifying device comprising:

an amplifying circuit connected between an input terminal and an output terminal, and configured to amplify a signal input in an amplification mode;

an input matching circuit connected between the input terminal and the amplifying circuit, and configured to perform impedance matching between the input terminal and the amplifying circuit; and

a bypass circuit comprising a filter connected to a bypass path of the bypass circuit for bypassing the amplifying circuit,

wherein the bypass path is configured to operate in an off-state in the amplification mode, and is configured to operate in an on-state in a bypass mode, and the filter is configured to bypass an input high-frequency signal to ground, in the amplification mode,

the filter comprises a capacitor connected between a ground and a connection node on the bypass path, a first resistor connected to the capacitor at the connection node, and a second resistor connected to the capacitor at the connection node, and

the input matching circuit comprises:

an input inductor connected between the input terminal and a first connection node and configured to perform impedance matching between the input terminal and the amplifying circuit; and

a variable attenuation circuit connected to the input inductor in series and configured to adjust a signal damping ratio in conjunction with an amplification ratio of the amplifying circuit.

2. The amplifying device of claim 1 , wherein the filter comprises a low pass filter configured to bypass the input high-frequency signal to ground, in the amplification mode.

3. The amplifying device of claim 1 , wherein the bypass circuit comprises at least one of a first switch connected between the first connection node on an input side of the amplifying circuit and the filter, and a second switch connected between a second connection node on an output side of the amplifying circuit and the filter.

4. The amplifying device of claim 1 , wherein the second resistor is connected on a second side of the connection node that connects the bypass path and the first capacitor.

5. The amplifying device of claim 3 , further comprising:

an output matching circuit connected between the second connection node and the output terminal, and configured to perform impedance matching between the amplifying circuit and the output terminal, and further configured to adjust an amplifying gain and a return loss of the amplifying circuit.

6. An amplifying device comprising:

an amplifying circuit connected between an input terminal and an output terminal, and configured to amplify a signal input in an amplification mode;

an input matching circuit connected between the input terminal and the amplifying circuit and configured to perform impedance matching between the input terminal and the amplifying circuit;

an output matching circuit connected between the amplifying circuit and the output terminal and configured to perform impedance matching between the amplifying circuit and the output terminal;

a bypass circuit comprising a bypass path to bypass the amplifying circuit, wherein the bypass path is configured to operate in an off-state in the amplification mode, and is configured to operate in an on-state in a bypass mode, and an input high-frequency signal is bypassed to ground, in the amplification mode, and

a filter comprising a capacitor connected between a ground and a connection node on the bypass path, a first resistor connected to the capacitor at the connection node, and a second resistor connected to the capacitor at the connection node,

wherein the input matching circuit comprises:

an input inductor connected between the input terminal and a first connection node, and configured to perform impedance matching between the input terminal and the amplifying circuit; and

a variable attenuation circuit connected to the input inductor in series, and configured to adjust a signal damping ratio in conjunction with an amplification ratio of the amplifying circuit.

7. The amplifying device of claim 6 , wherein:

the bypass circuit comprises the filter which is connected to the bypass path for bypassing the amplifying circuit; and

the filter comprises a low pass filter configured to bypass the input high-frequency signal to ground, in the amplification mode.

8. The amplifying device of claim 7 , wherein the bypass circuit comprises at least one of a first switch connected between a first connection node on an input side of the amplifying circuit and the filter, and a second switch connected between a second connection node on an output side of the amplifying circuit and the filter.

9. The amplifying device of claim 7 , wherein the second resistor is connected on a second side of the connection node that connects the bypass path and the capacitor.

10. The amplifying device of claim 8 , wherein the output matching circuit comprises:

an output inductor connected between a terminal of a power voltage and the second connection node at the output side of the amplifying circuit;

a variable resistor circuit connected in parallel with the output inductor;

a variable capacitor circuit connected between the second connection node and the output terminal; and

an output capacitor connected between the output terminal and ground.

11. An amplifying device comprising:

an amplifying circuit connected between an input matching circuit and an output matching circuit, the amplifying circuit configured to amplify a high-frequency signal input in an amplification mode;

a bypass circuit connected between the input matching circuit and the output matching circuit, the bypass circuit configured to bypass the amplifying circuit in a bypass mode, and bypass the input high-frequency signal to ground in the amplification mode; and

a input matching circuit is configured to perform impedance matching between an input terminal and the amplifying circuit,

wherein the bypass circuit includes a filter comprising a capacitor connected between a ground and a connection node on a bypass path of the bypass circuit, a first resistor connected to the capacitor at the connection node, and a second resistor connected to the capacitor at the connection node, and

the input matching circuit comprises:

an input inductor connected between the input terminal and a first connection node and configured to perform impedance matching between the input terminal and the amplifying circuit; and

a variable attenuation circuit connected to the input inductor in series and configured to adjust a signal damping ratio in conjunction with an amplification ratio of the amplifying circuit.

12. The amplifying device of claim 11 , wherein the output matching circuit is configured to perform impedance matching between the amplifying circuit and an output terminal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2019
From: CHO, HYUNG JUN; YOO, HYUN JIN; LIM, JONG MO; YOO, HYUN HWAN; NA, YOO SAM; KIM, YOO HWAN
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 048415/0741 →
Priority Claims (1)
KR 10-2018-0096013 · Aug 17, 2018 · national
Continuity (1)
Related Publication 20200059210A1 · Feb 20, 2020
Cited By (1)
US 12,573,993