IP Library › Granted Patent US 10,990,538
Granted Patent B2
US 10,990,538 · App. 16/419,414 · Granted Apr 27, 2021

Arithmetic processing device, information processing apparatus, and method for controlling arithmetic processing device

Inventor: Masakazu Tanomoto (Kawasaki, JP)
Assignee: FUJITSU LIMITED
G06F12/1027G06F9/3001
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,990,538
App. No.
16/419,414
Granted
Apr 27, 2021
Kind
B2
Abstract

A TLB receives an access request with respect to a first address and access authorization assigned to the request from an arithmetic operation control unit, translates the first address to a second address, determines the suitability of the access authorization, and outputs the access request with respect to the first address when the access authorization is not suitable. An MMU receives the access request with respect to the first address output from the TLB, translates the first address to the second address, determines the suitability of the access authorization, and outputs a notification of access prohibition to the arithmetic operation control unit when the access authorization is not suitable.

Claims (35)

1. An arithmetic processing device comprising:

an arithmetic operation control unit;

a first access management unit that receives, from the arithmetic operation control unit, an access request with respect to a first address and access authorization assigned to the access request, that translates the first address to a second address, that determines the suitability of the access authorization, and that outputs, when the access authorization is not suitable, the access request with respect to the first address;

a responding unit that determines, based on the first address, whether a predetermined process in which response time does not affect security is to be performed and that outputs, when the responding unit determines to perform the predetermined process, a result of the predetermined process to the arithmetic operation control unit; and

a second access management unit that receives the access request with respect to the first address output from the first access management unit, that translates the first address to the second address, that determines the suitability of the access authorization, and that outputs, when the access authorization is not suitable, a notification of access prohibition to the arithmetic operation control unit.

2. The arithmetic processing device according to claim 1 , wherein

when the first access management unit does not hold information on the second address associated with the first address, the first access management unit outputs the access request with respect to the first address to the second access management unit, and

when the second access management unit receives the access request with respect to the first address from the first access management unit, the second access management unit translates the first address to the second address.

3. The arithmetic processing device according to claim 1 , wherein

the first access management unit includes association information indicating association relationships between a plurality of the first addresses and the second addresses and translates the first addresses to the second addresses based on the association information, and

the second access management unit translates the first addresses to the second addresses based on translation information that indicates each of the second addresses from the first addresses and that includes information that indicates each of the association relationships included in the association information held by a memory mechanism.

4. The arithmetic processing device according to claim 3 , wherein the first access management unit includes

a first management unit that includes partial association information that is a part of the association information, that receives the access request and the access authorization with respect to the first address from the arithmetic operation control unit, that translates, when the association relationship of the first address has been registered in the partial association information, the first address to the second address based on the partial association information, that determines the suitability of the access authorization, that outputs, when the access authorization is not suitable, the access request and the access authorization with respect to the first address, and that outputs, when the association relationship of the first address is not registered in the partial association information, the access request and the access authorization with respect to the first address, and

a second management unit that receives the access request and access authorization with respect to the first address output by the first management unit, that translates, when the association relationship of the first address has been registered in the association information, the first address to the second address based on the association information, that determines the suitability of the access authorization, that outputs, when the access authorization is not suitable, the access request with respect to the first address to the second access management unit, and that outputs, when the association relationship of the first address is not registered in the association information, the access request and the access authorization with respect to the first address to the second access management unit.

5. The arithmetic processing device according to claim 1 , further comprising a responding unit that determines, based on the first address, whether or not a predetermined process in which response time does not affect security is to be performed and that outputs, when the responding unit determines to perform the predetermined process, a result of the predetermined process to the arithmetic operation control unit.

6. The arithmetic processing device according to claim 1 , wherein the second access management unit outputs information indicating a cause of the access prohibition together with the notification of the access prohibition.

7. An information processing apparatus comprising:

an arithmetic processing device; and

a memory mechanism, wherein

the memory mechanism has translation information that leads a second address from a first address, and

the arithmetic processing device includes

an arithmetic operation control unit,

a first access management unit that receives an access request with respect to the first address and access authorization assigned to the access request from the arithmetic operation control unit, that translates the first address to the second address based on association information indicating an association relationship between the first address and the second address, that determines the suitability of the access authorization, and that outputs, when the access authorization is not suitable, the access request with respect to the first address,

a responding unit that determines, based on the first address, whether a predetermined process in which response time does not affect security is to be performed and that outputs, when the responding unit determines to perform the predetermined process, a result of the predetermined process to the arithmetic operation control unit; and

a second access management unit that receives the access request with respect to the first address output from the first access management unit, that acquires the second address from the first address based on the translation information included in the memory mechanism, that determines the suitability of the access authorization, and that outputs, when the access authorization is not suitable, a notification of access prohibition to the arithmetic operation control unit.

8. A method of controlling an arithmetic processing device that includes an arithmetic operation control device, a first access management device, and a second access management device, the method for controlling the arithmetic processing device comprising:

receiving, performed by the first access management device, an access request with respect to a first address and access authorization assigned to the access request from the arithmetic operation control device;

translating, performed by the first access management device, the first address to a second address;

determining, performed by the first access management device, the suitability of the access authorization;

outputting, performed by the first access management device, when the access authorization is not suitable, the access request with respect to the first address to the second access management device;

determining, performed by the first access management device, based on the first address, whether a predetermined process in which response time does not affect security is to be performed and that outputs, when determining to perform the predetermined process, a result of the predetermined process to the arithmetic operation control device;

receiving, performed by the second access management device, the access request with respect to the first address from the first access management device;

translating, performed by the second access management device, the first address to the second address;

determining, performed by the second access management device, the suitability of the access authorization; and

outputting, performed by the second access management device, when the access authorization is not suitable, a notification of access prohibition to the arithmetic operation control device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 22, 2019
From: TANOMOTO, MASAKAZU
To: FUJITSU LIMITED
Reel/Frame 049259/0651 →
Priority Claims (1)
JP JP2018-110741 · Jun 8, 2018 · national
Continuity (1)
Related Publication 20190377689A1 · Dec 12, 2019