IP Library › Granted Patent US 10,998,233
Granted Patent B2
US 10,998,233 · App. 16/292,801 · Granted May 4, 2021

Mechanically stable complementary field effect transistors

Inventors: Ruilong Xie (Niskayuna, NY); Alexander Reznicek (Troy, NY); Chun-Chen Yeh (Danbury, CT); Chen Zhang (Albany, NY)
Assignee: International Business Machines Corporation
H01L21/8221H01L21/02532H01L21/30604H01L21/31053H01L21/823807H01L21/823821H01L21/823842H01L21/823878H01L27/0924H01L29/0653H01L29/0673H01L29/42392H01L29/6656H01L29/66545H01L29/66553H01L29/4966
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,998,233
App. No.
16/292,801
Granted
May 4, 2021
Kind
B2
Abstract

A method is presented for constructing mechanically stable fins. The method includes forming a fin stack including a plurality of sacrificial layers, recessing the fin stack to form channel fins, depositing a first type epitaxy between the channel fins, depositing a dielectric region over the first type epitaxy, depositing a second type epitaxy over the dielectric region, and removing the plurality of sacrificial layers resulting in formation of a plurality of gaps. The method further includes filling a first set of the plurality of gaps with a p-type work function metal (WFM) to form a p-type field effect transistor (pFET) structure and filling a second set of the plurality of gaps with an n-type WFM to form an n-type field effect transistor (nFET) structure, where the nFET structure is stacked over the pFET structure.

Claims (48)

1. A method for constructing mechanically stable fins, the method comprising:

forming a fin stack including a plurality of sacrificial layers;

recessing the fin stack to form channel fins;

depositing a first type epitaxy between the channel fins;

depositing a dielectric region over the first type epitaxy;

depositing a second type epitaxy over the dielectric region;

removing the plurality of sacrificial layers resulting in formation of a plurality of gaps;

filling a first set of the plurality of gaps with a p-type work function metal (WFM) to form a p-type field effect transistor (pFET) structure; and

filling a second set of the plurality of gaps with an n-type WFM to form an n-type field effect transistor (nFET) structure, where the nFET structure is stacked over the pFET structure.

2. The method of claim 1 , wherein the p-type WFM is vertically aligned with the n-type WFM.

3. The method of claim 1 , wherein the first set of the plurality of gaps are horizontally aligned with the first type epitaxy and the second set of the plurality of gaps are horizontally aligned with the second type epitaxy.

4. The method of claim 1 , wherein a length of the first type epitaxy is substantially equal to a length of the second type epitaxy.

5. The method of claim 1 , wherein a metal fill is performed for the n-type WFM.

6. The method of claim 1 , wherein a high-k (HK) material is deposited adjacent the plurality of gaps before the p-type WFM and n-type WFM fills.

7. A method for constructing mechanically stable fins, the method comprising:

forming a fin stack including a plurality of sacrificial layers;

etching an opening within the fin stack to define inner spacers;

filling the opening with a sacrificial material;

depositing a dummy gate;

selectively removing a first set of the plurality of sacrificial layers of the fin stack resulting in formation of a plurality of first gaps;

filling the plurality of first gaps with a spacer material;

recessing the fin stack to form channel fins;

depositing a first type epitaxy between the channel fins;

depositing a dielectric region over the first type epitaxy;

depositing a second type epitaxy over the dielectric region;

removing the dummy gate and a second set of the plurality of sacrificial layers resulting in formation of a plurality of second gaps;

filling a first set of the plurality of second gaps with a first work function metal (WFM); and

filling a second set of the plurality of second gaps with a second WFM.

8. The method of claim 7 , wherein the first WFM is a p-type WFM and the second WFM is an n-type WFM.

9. The method of claim 8 , wherein the p-type WFM is vertically aligned with the n-type WFM.

10. The method of claim 8 , wherein the p-type WFM is stacked over the n-type WFM.

11. The method of claim 7 , wherein the first set of the plurality of second gaps are horizontally aligned with the first type epitaxy and the second set of the plurality of second gaps are horizontally aligned with the second type epitaxy.

12. The method of claim 7 , wherein a length of the first type epitaxy is substantially equal to a length of the second type epitaxy.

13. The method of claim 7 , wherein a metal fill is performed for the second WFM.

14. The method of claim 7 , wherein a high-k (HK) material is deposited adjacent the plurality of second gaps before the first and second WFM fills.

15. A semiconductor structure for constructing mechanically stable fins, the semiconductor structure comprising:

channel fins disposed over a substrate;

an inner spacer constructed adjacent the channel fins, the inner spacer defining a vertical section extending from an upper portion to a lower portion of the channel fins, first and second horizontal sections defined at the upper portion of the channel fins, and a third horizontal section defined at the lower portion of the channel fins, wherein the first, second, and third horizontal sections extend through the vertical section;

a first type epitaxy disposed between the channel fins;

a dielectric region disposed over the first type epitaxy; and

a second type epitaxy disposed over the dielectric region.

16. The semiconductor structure of claim 15 , wherein:

a plurality of gaps are defined within the channel fins; and

a p-type work function metal (WFM) is filled within a first set of the plurality of gaps to make a p-type field effect transistor (pFET) structure.

17. The semiconductor structure of claim 16 , wherein:

an n-type WFM is filled within a second set of the plurality of gaps to make an n-type field effect transistor (nFET) structure, where the nFET structure is stacked over the pFET structure.

18. The semiconductor structure of claim 17 , wherein the p-type WFM is vertically aligned with the n-type WFM.

19. The semiconductor structure of claim 18 , wherein the first set of the plurality of gaps are horizontally aligned with the first type epitaxy and the second set of the plurality of gaps are horizontally aligned with the second type epitaxy.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2019
From: XIE, RUILONG; REZNICEK, ALEXANDER; YEH, CHUN-CHEN; ZHANG, CHEN
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 048505/0472 →
Continuity (1)
Related Publication 20200286788A1 · Sep 10, 2020
Cited By (1)
US 12,484,289