IP Library › Granted Patent US 11,016,407
Granted Patent B2
US 11,016,407 · App. 16/678,285 · Granted May 25, 2021

Image forming apparatus

Inventor: Yasutomo Furuta (Abiko, JP)
Assignee: Canon Kabushiki Kaisha
G03G15/043
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,016,407
App. No.
16/678,285
Granted
May 25, 2021
Kind
B2
Abstract

An exposure head includes surface emitting element array chips and a driving voltage generation portion outputting a driving voltage to the surface emitting element array chip. The driving voltage generation portion includes digital analog conversion control circuits (DACs) provided corresponding to each surface light emitting element array chip and output drive voltages, and DACs which output maximum and minimum drive voltages. A CPU controls the DACs and outputs a driving voltage corresponding to the light emission amount of each surface light emitting element array chip.

Claims (22)

1. An image forming apparatus comprising:

a photosensitive member;

an exposure head including a plurality of light emitting elements for exposing said photosensitive member; and

an image formation controller configured to control said exposure head to form an image in accordance with image data,

wherein said exposure head includes:

a plurality of array chips each including said plurality of light emitting elements, and

an output portion configured to output a driving voltage for driving said plurality of light emitting elements to said array chips,

wherein said output portion includes:

a first voltage controller provided corresponding to each of said array chips and configured to output the driving voltage,

a second voltage controller configured to output a maximum voltage of set voltages individually set corresponding to each of said array chips to said first voltage controller, and

a third voltage controller configured to output a minimum voltage of the set voltages individually set corresponding to each of said array chips to said first voltage controller,

wherein said first voltage controller includes:

a resistance portion including a plurality of resistors, and

switches which are provided corresponding to each of said plurality of resistors and each of which is turned on or off in accordance with an instruction from said image formation controller to divide an input voltage by said resistance portion, and

wherein said image formation controller controls each of said switches in accordance with the image data so that said output portion outputs, to each of said plurality of array chips, a voltage between the maximum voltage and the minimum voltage on the basis of the maximum voltage outputted from said second voltage controller and the minimum voltage outputted from said third voltage controller.

2. An image forming apparatus according to claim 1 , wherein said second voltage controller includes a resistance portion including a plurality of resistors and switches provided corresponding to each of said plurality of resistors and configured to turn on or off in accordance with an instruction from said image formation controller and to divide an inputted reference voltage by said resistance portion, and

wherein said third voltage controller includes a resistance portion including a plurality of resistors and switches provided corresponding to each of said plurality of resistors, and configured to turn on or off in accordance with an instruction from said image formation controller to divide an inputted reference voltage by said resistance portion.

3. An image forming apparatus according to claim 2 , wherein a resistance of said resistance portion of said first voltage controller, a resistance of said resistance portion of said second voltage controller, and a resistance of said resistance portion of said third voltage controller are the same.

4. An image forming apparatus according to claim 3 ,

wherein said print head includes a storing portion, said storing portion storing a driving voltage to be supplied to each of said array chips corresponding to each of said array chips as the set voltage, when said light emitting elements included in said array chips emit light with a predetermined light amount,

wherein when starting image formation, said image formation controller connects only the switch corresponding to the maximum drive voltage of the drive voltages stored in said storing portion among the switches of said second voltage controller to output the maximum voltage from said second voltage controller to said first voltage controller, and connects only the switch corresponding to the minimum drive voltage of the drive voltages stored in said storing portion among said switches of said third voltage controller to output the minimum voltage from said third voltage controller to said first voltage controller.

5. An image forming apparatus according to claim 1 , wherein said print head includes a storing portion, said storing portion storing a driving voltage to be supplied to each of said array chips corresponding to each of said array chips as the set voltage, when said light emitting elements included in said array chips emit light with a predetermined light amount.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2020
From: FURUTA, YASUTOMO
To: CANON KABUSHIKI KAISHA
Reel/Frame 051692/0823 →
Priority Claims (1)
JP JP2018-211159 · Nov 9, 2018 · national
Continuity (1)
Related Publication 20200150554A1 · May 14, 2020
Cited By (1)
US 12,578,668