IP Library › Granted Patent US 11,018,236
Granted Patent B2
US 11,018,236 · App. 16/397,386 · Granted May 25, 2021

Thin film transistor, array substrate, display panel and method for manufacturing thin film transistor

Inventors: Tongshang Su (Beijing, CN); Dongfang Wang (Beijing, CN); Ce Zhao (Beijing, CN); Bin Zhou (Beijing, CN); Liangchen Yan (Beijing, CN)
Assignees: Hefei Xinsheng Optoelectronics Technology Co., Ltd.; BOE Technology Group Co., Ltd.
H01L29/45G03F7/16G03F7/168G03F7/2002G03F7/2024G03F7/26H01L21/02565H01L21/441H01L21/467H01L21/47635H01L27/127H01L27/1225H01L27/1288H01L29/24H01L29/66969H01L29/7869H01L29/78618H01L29/78633H01L21/02068H01L21/0274
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,018,236
App. No.
16/397,386
Granted
May 25, 2021
Kind
B2
Abstract

The present disclosure provides a thin film transistor, including a base substrate, an active layer and a source/drain, and a conductive layer. The active layer and an outer edge of the conductive layer are formed in the same etching process. The present disclosure further provides a method for manufacturing a thin film transistor, including forming an active material layer and a conductive material layer, forming a photoresist on the conductive material layer, exposing and developing the photoresist by means of a halftone mask, removing segments of the active material layer and the conductive material layer corresponding to a photoresist completely-removed region by a same etching process, partially removing the photoresist in a photoresist completely-retained region and completely removing the photoresist in a photoresist partially-retained region, and removing a segment of the conductive material layer corresponding to the photoresist partially-retained region.

Claims (23)

1. A method for manufacturing a thin film transistor, comprising:

forming an active material layer, and forming a conductive material layer on the active material layer;

forming a photoresist on the conductive material layer;

exposing and developing the photoresist using a halftone mask such that the photoresist is divided into a photoresist completely-removed region, a photoresist completely-retained region, and a photoresist partially-retained region;

removing a segment of the active material layer and a segment of the conductive material layer corresponding to the photoresist completely-removed region by a same etching process to form a stack of an active layer and a patterned conductive material layer;

partially removing the photoresist in the photoresist completely-retained region and completely removing the photoresist in the photoresist partially-retained region;

removing a segment of the conductive material layer corresponding to the photoresist partially-retained region, to form a conductive layer; and

forming a source/drain on a side of the conductive layer away from the active layer,

wherein the source/drain is electrically connected to the active layer through the conductive layer.

2. The method for manufacturing the thin film transistor of claim 1 , wherein the removing the segment of the active material layer and the segment of the conductive material layer comprises:

etching the segment of the active material layer and the segment of the conductive material layer corresponding to the photoresist completely-removed region by a wet etching process.

3. The method for manufacturing the thin film transistor of claim 1 , wherein the removing the segment of the active material layer and the segment of the conductive material layer comprises:

etching the active material layer and the conductive material layer by using a same etching solution.

4. The method for manufacturing the thin film transistor of claim 1 ,

wherein an active material comprised by the active material layer comprises IGZO or ITZO, and

wherein a conductive material comprised by the conductive material layer comprises ITO or IZO.

5. The method for manufacturing the thin film transistor of claim 1 , wherein the partially removing the photoresist in the photoresist completely-retained region and completely removing the photoresist in the photoresist partially-retained region comprises:

illuminating and developing the photoresist completely-retained region and the photoresist partially-retained region, such that the photoresist in the photoresist partially-retained region is completely removed and the photoresist in the photoresist completely-retained region is partially removed in a direction perpendicular to the active material layer.

6. The method for manufacturing the thin film transistor of claim 1 , wherein the removing the segment of the conductive material layer corresponding to the photoresist partially-retained region to form the conductive layer comprises:

etching the segment of the conductive material layer corresponding to the photoresist partially-retained region by a wet etching process.

7. The method for manufacturing the thin film transistor of claim 1 , wherein the removing the segment of the active material layer and the segment of the conductive material layer corresponding to the photoresist completely-removed region by the same etching process to form the stack of the active layer and the patterned conductive material layer and the step of removing the segment of the conductive material layer corresponding to the photoresist partially-retained region to form the conductive layer use a same etching material.

8. The method for manufacturing the thin film transistor of claim 1 , further comprising:

removing the photoresist in the photoresist completely-retained region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2019
From: SU, TONGSHANG; WANG, DONGFANG; ZHAO, CE; ZHOU, BIN; YAN, LIANGCHEN
To: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 049023/0405 →
Priority Claims (1)
CN 201810717745.8 · Jul 3, 2018 · national
Continuity (1)
Related Publication 20200013867A1 · Jan 9, 2020
Cited By (1)
US 12,727,346