IP Library › Granted Patent US 11,037,861
Granted Patent B2
US 11,037,861 · App. 16/683,672 · Granted Jun 15, 2021

Interconnect structure for package-on-package devices

Inventors: Jui-Pin Hung (Hsinchu, TW); Jing-Cheng Lin (Hsinchu, TW); Po-Hao Tsai (Zhongli, TW); Yi-Jou Lin (Hsinchu, TW); Shuo-Mao Chen (New Taipei, TW); Chiung-Han Yeh (Tainan, TW); Der-Chyang Yeh (Hsinchu, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L23/481H01L21/486H01L21/4853H01L21/561H01L21/563H01L21/565H01L21/76843H01L21/82H01L23/28H01L23/3128H01L23/49838H01L23/528H01L23/5384H01L23/5386H01L23/5389H01L24/11H01L24/19H01L24/81H01L24/97H01L25/0657H01L25/105H01L25/18H01L25/50H01L21/56H01L21/568H01L23/49816H01L24/73H01L2224/0401H01L2224/04105H01L2224/12105H01L2224/32145H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/73265H01L2224/73267H01L2224/83H01L2224/92244H01L2224/97H01L2225/0651H01L2225/0652H01L2225/06541H01L2225/06548H01L2225/06568H01L2225/1035H01L2225/1058H01L2924/12042H01L2924/181H01L2924/18162
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,037,861
App. No.
16/683,672
Granted
Jun 15, 2021
Kind
B2
Abstract

An interconnect structure and a method of forming an interconnect structure are provided. The interconnect structure is formed over a carrier substrate, upon which a die may also be attached. Upon removal of the carrier substrate and singulation, a first package is formed. A second package may be attached to the first package, wherein the second package may be electrically coupled to through vias formed in the first package.

Claims (48)

1. A method of forming a semiconductor device, the method comprising:

forming a protective layer over a backside of an integrated circuit die, wherein a die-attach film is interposed between the protective layer and the integrated circuit die, the integrated circuit die having an active side opposite the backside, the active side having electrical contacts;

forming an adhesive layer over a substrate;

forming conductors over the adhesive layer;

after forming the protective layer over the backside of the integrated circuit, attaching the protective layer to the adhesive layer, wherein the protective layer is interposed between the integrated circuit die and the adhesive layer; and

forming a molding compound over the adhesive layer along opposing sidewalls of the integrated circuit die, opposing sidewalls of the conductors, and opposing sidewalls of the protective layer.

2. The method of claim 1 further comprising removing the adhesive layer and the substrate from the protective layer and the molding compound.

3. The method of claim 1 , wherein a surface of the conductors are level with a surface of the protective layer.

4. The method of claim 1 , wherein forming the conductors comprises:

forming a seed layer over the adhesive layer;

forming a mask over the seed layer, the mask having openings corresponding to each of the conductors;

forming a through via over the seed layer in the openings; and

removing the mask and exposed portions of the seed layer.

5. The method of claim 1 further comprising:

attaching a package to the conductors using solder connectors; and

forming an underfill between the package and the protective layer and between the package and the molding compound, wherein the underfill directly contacts the protective layer.

6. The method of claim 1 further comprising:

forming one or more redistribution layers over the molding compound and the integrated circuit die.

7. The method of claim 1 , wherein sidewalls of the protective layer are aligned with sidewalls of the integrated circuit die.

8. A method of forming a semiconductor device, the method comprising:

attaching an integrated circuit die and a protective layer to a carrier substrate, wherein the protective layer is interposed between the integrated circuit die and the carrier substrate, wherein the integrated circuit die is attached to the protective layer using a die-attach film, the integrated circuit die having an active side and a backside, the active side having electrical contacts;

forming conductors on the carrier substrate adjacent the integrated circuit;

forming a molding compound adjacent sidewalls of the integrated circuit die and the conductors;

attaching a package to the conductors by electrical connectors; and

forming an underfill between the protective layer and the package, wherein the underfill directly contacts the protective layer.

9. The method of claim 8 , wherein the conductors extend through the protective layer.

10. The method of claim 8 , wherein forming the conductors comprises:

forming a seed layer on the carrier substrate; and

forming a conductor layer over the seed layer, wherein a surface of the seed layer is level with a surface of the protective layer.

11. The method of claim 8 , wherein attaching the integrated circuit die and the protective layer to the carrier substrate comprises:

attaching the protective layer to the integrated circuit die using the die-attach film; and

after attaching the protective layer, attaching the protective layer to the carrier substrate.

12. The method of claim 11 , wherein sidewalls of the protective layer are aligned with sidewalls of the integrated circuit die.

13. The method of claim 8 , wherein the electrical connectors comprise solder.

14. The method of claim 13 , wherein the solder extends through the protective layer.

15. A method of forming a semiconductor device, the method comprising:

forming a protective layer on a backside of a die using a first adhesive, the protective layer having lateral edges aligned with lateral edges of the die;

forming a second adhesive over a carrier substrate;

forming conductors over the second adhesive;

attaching the protective layer to the carrier substrate;

forming a molding compound along sidewalls of the die and the conductors; and

forming one or more redistribution layers over an active side of the die, the one or more redistribution layers extending over the molding compound.

16. The method of claim 15 , wherein sidewalls of the protective layer are covered by the molding compound.

17. The method of claim 16 , wherein the molding compound extends along entire sidewalls of the conductors.

18. The method of claim 16 , wherein a surface of the conductors is level with a surface of the protective layer.

19. The method of claim 16 , wherein the conductors comprise a seed layer.

20. The method of claim 16 further comprising:

attaching a package to the conductors, wherein the protective layer is interposed between the package and the die.

Continuity (6)
Continuation 16390138 · Apr 22, 2019
Continuation 15924997 · Mar 19, 2018
Continuation 15283118 · Sep 30, 2016
Continuation 14720154 · May 22, 2015
Continuation 13787547 · Mar 6, 2013
Related Publication 20200083145A1 · Mar 12, 2020
Cited By (1)
US 12,616,053