IP Library › Granted Patent US 11,049,957
Granted Patent B1
US 11,049,957 · App. 16/851,063 · Granted Jun 29, 2021

LDMOS device with sinker link

Inventors: Ji-Hyoung Yoo (Los Gatos, CA); Yanjie Lian (Chengdu, CN); Daping Fu (Chengdu, CN); Jin Xing (Chengdu, CN)
Assignee: Monolithic Power Systems, Inc.
H01L29/66704H01L21/02293H01L21/02403H01L21/31144H01L29/063H01L29/0623H01L29/1095
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,049,957
App. No.
16/851,063
Granted
Jun 29, 2021
Kind
B1
Abstract

An LDMOS device with sinker link. The LDMOS device has a buried layer, a first well region and a sinker linking the buried layer and the first well region. The LDMOS device has a trench with its upper portion surrounded by the first well region and its lower portion surrounded by the sinker. The trench is formed so that the sinker can be formed by ion implantation through the trench. The trench is filled with non-conductive material.

Claims (16)

1. An LDMOS device, comprising:

a substrate;

an epitaxial layer formed on the substrate and has a top surface;

a body region formed in the epitaxial layer, wherein the body region has a first side and a second side;

a drain drift region formed in the epitaxial layer, wherein the drain drift region is adjacent to the body region at the first side;

a gate formed on the epitaxial layer, wherein the gate covers a portion of the body region and a portion of the drain drift region;

a buried layer formed in the substrate and contacting the epitaxial layer;

a first well region formed in the epitaxial layer and at the second side of the body region, and wherein the first well region is separated from the body region;

a sinker formed between the buried layer and the first well region and contacting the buried layer and the first well region; and

a trench extending from the top surface of the epitaxial layer, through the first well region and into the sinker.

2. The LDMOS device of claim 1 , wherein the trench is filled with non-conductive material.

3. The LDMOS device of claim 2 , wherein the non-conductive material comprises undoped oxide or undoped poly.

4. The LDMOS device of claim 1 , wherein the trench extends from the top surface of the epitaxial layer to a horizontal plane defined by the most upper side of the buried layer.

5. The LDMOS device of claim 1 , wherein the trench extends from the top surface of the epitaxial layer into the sinker and above a horizontal plane defined by the most upper side of the buried layer.

6. The LDMOS device of claim 1 , further comprising a reduced surface field layer formed between the buried layer and the drain drift region.

7. The LDMOS device of claim 1 , further comprising a shallow trench isolation structure formed between the body region and the first well region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 18, 2020
From: YOO, JI-HYOUNG; LIAN, YANJIE; FU, DAPING; XING, JIN
To: MONOLITHIC POWER SYSTEMS, INC.
Reel/Frame 052687/0026 →
Cited By (1)
US 12,500,116