IP Library › Granted Patent US 11,054,710
Granted Patent B2
US 11,054,710 · App. 16/631,511 · Granted Jul 6, 2021

Display device and electronic device

Inventors: Koji Kusunoki (Isehara, JP); Kazunori Watanabe (Machida, JP); Susumu Kawashima (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G02F1/1368G02F1/136286H01L27/3262
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,054,710
App. No.
16/631,511
Granted
Jul 6, 2021
Kind
B2
Abstract

A display device capable of performing image processing is provided. Each pixel is provided with a memory circuit, and desired correction data is held in the memory circuit. The correction data is calculated in an external device and written into each pixel. The correction data is added to image data owing to capacitive coupling, and the resulting data is supplied to a display element. Thus, a corrected image can be displayed with the display element. The correction enables image upconversion or can compensate for an image quality reduction due to characteristics variations of transistors included in pixels.

Claims (57)

1. A display device comprising:

a first transistor, a second transistor, a third transistor, a fourth transistor, a first capacitor, a second capacitor, and a display element,

wherein a gate of the first transistor and a gate of the second transistor are electrically connected to the same first wiring,

wherein one of a source and a drain of the first transistor is electrically connected to one electrode of the first capacitor and the display element,

wherein one of a source and a drain of the second transistor is electrically connected to the other electrode of the first capacitor and one of a source and a drain of the third transistor, and

wherein a gate of the third transistor is electrically connected to one of a source and a drain of the fourth transistor and one electrode of the second capacitor.

2. The display device according to claim 1 ,

wherein the fourth transistor comprises a metal oxide in a channel formation region, and

wherein the metal oxide comprises In.

3. The display device according to claim 1 ,

wherein the other of the source and the drain of the second transistor is electrically connected to a first power supply line, and

wherein the other of the source and the drain of the third transistor is electrically connected to a second power supply line.

4. The display device according to claim 1 , wherein the display element is a liquid crystal element.

5. The display device according to claim 1 , wherein the display element is a light-emitting element.

6. The display device according to claim 1 , wherein the other of the source and the drain of the first transistor is electrically connected to a second wiring.

7. The display device according to claim 1 , wherein the other of the source and the drain of the fourth transistor is electrically connected to a third wiring.

8. The display device according to claim 1 , wherein the other electrode of the second capacitor is electrically connected to a fourth wiring.

9. The display device according to claim 1 , wherein a gate of the fourth transistor is electrically connected to a fifth wiring.

10. A display device comprising:

a first transistor, a second transistor, a third transistor, a fourth transistor, a first capacitor, a second capacitor, a display element, a fifth transistor, and a sixth transistor,

wherein one of a source and a drain of the first transistor is electrically connected to one electrode of the first capacitor,

wherein one of a source and a drain of the second transistor is electrically connected to the other electrode of the first capacitor and one of a source and a drain of the third transistor,

wherein a gate of the third transistor is electrically connected to one of a source and a drain of the fourth transistor and one electrode of the second capacitor,

wherein one of a source and a drain of the fifth transistor is electrically connected to the one of the source and the drain of the first transistor,

wherein the other of the source and the drain of the fifth transistor is electrically connected to the display element and one of a source and a drain of the sixth transistor, and

wherein the other of the source and the drain of the sixth transistor is electrically connected to a first power supply line.

11. The display device according to claim 10 ,

wherein the other of the source and the drain of the second transistor is electrically connected to a second power supply line, and

wherein the other of the source and the drain of the third transistor is electrically connected to a third power supply line.

12. The display device according to claim 10 , wherein the display element is a liquid crystal element.

13. The display device according to claim 10 , wherein the display element is a light-emitting element.

14. The display device according to claim 10 ,

wherein a gate of the first transistor and a gate of the second transistor are electrically connected to the same first wiring,

wherein the other of the source and the drain of the first transistor is electrically connected to a second wiring,

wherein the other of the source and the drain of the fourth transistor is electrically connected to a third wiring,

wherein the other electrode of the second capacitor is electrically connected to a fourth wiring, and

wherein a gate of the fourth transistor is electrically connected to a fifth wiring.

15. A display device comprising:

a first transistor, a second transistor, a third transistor, a fourth transistor, a first capacitor, a second capacitor, a display element, a fifth transistor, a sixth transistor, and a seventh transistor,

wherein a gate of the first transistor and a gate of the second transistor are electrically connected to the same first wiring,

wherein one of a source and a drain of the first transistor is electrically connected to one electrode of the first capacitor,

wherein one of a source and a drain of the second transistor is electrically connected to the other electrode of the first capacitor and one of a source and a drain of the third transistor,

wherein a gate of the third transistor is electrically connected to one of a source and a drain of the fourth transistor and one electrode of the second capacitor,

wherein one of a source and a drain of the fifth transistor is electrically connected to the one of the source and the drain of the first transistor,

wherein the other of the source and the drain of the fifth transistor is electrically connected to one of a source and a drain of the sixth transistor and a gate of the seventh transistor,

wherein the other of the source and the drain of the sixth transistor is electrically connected to a first power supply line, and

wherein one of a source and a drain of the seventh transistor is electrically connected to the display element.

16. The display device according to claim 15 ,

wherein the other of the source and the drain of the second transistor is electrically connected to a second power supply line, and

wherein the other of the source and the drain of the third transistor is electrically connected to a third power supply line.

17. The display device according to claim 15 , wherein the display element is a liquid crystal element.

18. The display device according to claim 15 , wherein the display element is a light-emitting element.

19. The display device according to claim 15 ,

wherein the other of the source and the drain of the first transistor is electrically connected to a second wiring,

wherein the other of the source and the drain of the fourth transistor is electrically connected to a third wiring,

wherein the other electrode of the second capacitor is electrically connected to a fourth wiring, and

wherein a gate of the fourth transistor is electrically connected to a fifth wiring.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 16, 2020
From: KUSUNOKI, KOJI; WATANABE, KAZUNORI; KAWASHIMA, SUSUMU
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 051538/0690 →
Priority Claims (1)
JP JP2017-156237 · Aug 11, 2017 · national
Continuity (1)
Related Publication 20200142229A1 · May 7, 2020
Cited By (1)
US 12,446,309