IP Library › Granted Patent US 11,074,371
Granted Patent B2
US 11,074,371 · App. 16/716,622 · Granted Jul 27, 2021

Systems, methods and apparatuses for secure storage of data using a security-enhancing chip

Inventors: Sergey Ignatchenko (Innsbruck, AT); Dmytro Ivanchykhin (Kiev, UA)
Assignee: OLogN Technologies AG
G06F21/72G06F21/575
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,074,371
App. No.
16/716,622
Granted
Jul 27, 2021
Kind
B2
Abstract

A computer processor and a security enhancing chip may be provided. In one aspect, the computer processor may comprise a storage for storing an encryption key, a central processing unit (CPU) configured to execute one or more software programs, and a circuit configured to calculate a hash function to generate a hash value for data loaded into the computer processor and generate an authentication token for a request initiated by a software program running on the CPU. In another aspect, the security enhancing chip may comprise a first storage for storing an encryption key, a second storage for storing a certificate, a hash storage and circuit components configured to validate, using the first certificate, command(s) adding the encryption key to the first storage and storing a first hash to the hash storage, and to process a request if a second hash in the request is equal to the first hash.

Claims (42)

1. A security enhancing chip of one computing device, the security enhancing chip comprising:

a first storage for storing an encryption key;

a second storage for storing a first certificate;

a hash storage; and

circuit components configured to:

receive a command to store a first hash value in the hash storage;

validate the command to store the first hash value using the first certificate;

store the first hash value in the hash storage when validation of the command to store the first hash value is successful;

receive a command to add the encryption key to the first storage;

validate the command to add the encryption key using the first certificate;

add the encryption key to the first storage when validation of the command to add the encryption key is successful;

receive a request for an operation, the request comprising a second hash value;

validate the request using the encryption key;

verify that the second hash value is equal to the first hash value stored in the hash storage; and

process the request when the request is valid and verification of the second hash value is successful.

2. The security enhancing chip of claim 1 , wherein the request is one of a request to retrieve data, a request to store data, and a request for a service to be performed.

3. The security enhancing chip of claim 1 , wherein the circuit components are further configured to verify that the request is received from a computer processor within a predefined distance.

4. The security enhancing chip of claim 1 , wherein to process the request, the circuit components are further configured to store data in association with the second hash value.

5. The security enhancing chip of claim 4 , wherein the data in association with the second hash value is another encryption key to be stored at the security-enhancing chip.

6. The security enhancing chip of claim 4 , wherein the data in association with the second hash value is a piece of code to be stored at the security-enhancing chip.

7. The security enhancing chip of claim 4 , wherein the data in association with the second hash value is a second certificate to be stored within the security-enhancing chip.

8. The security enhancing chip of claim 1 , wherein the encryption key is a public key of a public and private key pair, and wherein to validate the request using the encryption key, the circuit components are further configured to verify a signature of the request using the public key.

9. The security enhancing chip of claim 1 , wherein the encryption key is a secret key, and wherein to validate the request using the encryption key, the circuit components are further configured to verify a message authentication code (MAC) of the request using the secret key.

10. A method for operating a security enhancing chip of one computing device, the method comprising:

receiving a command to store a first hash value in a hash storage of the security enhancing chip;

validating the command to store the first hash value using a first certificate stored in the security enhancing chip;

storing the first hash value in the hash storage when validation of the command to store the first hash value is successful;

receiving a command to add an encryption key to a first storage of the security enhancing chip;

validating the command to add the encryption key using the first certificate;

adding the encryption key to the first storage when validation of the command to add the encryption key is successful;

receiving a request for an operation, the request comprising a second hash value;

validating the request using the encryption key;

verifying that the second hash value is equal to the first hash value stored in the hash storage; and

processing the request when the request is valid and verification of the second hash value is successful.

11. The method of claim 10 , wherein the request is one of a request to retrieve data, a request to store data, and a request for a service to be performed.

12. The method of claim 10 , further comprising verifying that the request is received from a computer processor within a predefined distance.

13. The method of claim 10 , wherein processing the request comprises storing data in association with the second hash value.

14. The method of claim 13 , wherein the data in association with the second hash value is another encryption key to be stored at the security-enhancing chip.

15. The method of claim 13 , wherein the data in association with the second hash value is a piece of code to be stored at the security-enhancing chip.

16. The method of claim 13 , wherein the data in association with the second hash value is a second certificate to be stored within the security-enhancing chip.

17. The method of claim 10 , wherein the encryption key is a public key of a public and private key pair, and wherein validating the request using the encryption key comprises verifying a signature of the request using the public key.

18. The method of claim 10 , wherein the encryption key is a secret key, and wherein validating the request using the encryption key comprises verifying a message authentication code (MAC) of the request using the secret key.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: OLOGN TECHNOLOGIES AG
To: FINGON LLC
Reel/Frame 067333/0104 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2019
From: IGNATCHENKO, SERGEY; IVANCHYKHIN, DMYTRO
To: OLOGN TECHNOLOGIES AG
Reel/Frame 051301/0362 →
Continuity (3)
Division 14229531 · Mar 28, 2014
Provisional Application 61806639 · Mar 29, 2013
Related Publication 20200125768A1 · Apr 23, 2020