IP Library › Granted Patent US 11,081,538
Granted Patent B2
US 11,081,538 · App. 16/459,683 · Granted Aug 3, 2021

Organic light emitting diode display device having a circuit structure buried in a substrate thereof

Inventors: Byungseok Choi (Seoul, KR); Hyung-Il Jeon (Seoul, KR); Sang-Hee Jang (Hwaseong-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H01L27/3276H01L51/0097
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,081,538
App. No.
16/459,683
Granted
Aug 3, 2021
Kind
B2
Abstract

An organic light emitting diode (“OLED”) display device includes a substrate having a display region including a plurality of sub-pixel regions. A peripheral region at least partially surrounds the display region. A sub-pixel structure is disposed in each of the plurality of sub-pixel regions on the substrate. A circuit structure is disposed within the substrate in the sub-pixel region, and is located adjacent to the peripheral region.

Claims (52)

1. An organic light emitting diode (“OLED”) display device, comprising:

a substrate including: a display region including a plurality of sub-pixel regions; and a peripheral region at least partially surrounding the display region;

a sub-pixel structure in each of the plurality of sub-pixel regions on the substrate; and

a circuit structure disposed within the substrate in the sub-pixel region, and located adjacent to the peripheral region,

wherein a portion of the circuit structure overlaps the sub-pixel structure.

2. The OLED display device of claim 1 , wherein the substrate includes a plurality of layers, and the circuit structure is interposed between two of the plurality of layers.

3. The OLED display device of claim 1 , further comprising:

a switching transistor disposed in the sub-pixel region on the substrate; and

a driving transistor spaced apart from the switching transistor.

4. The OLED display device of claim 3 , wherein the circuit structure and the switching and driving transistors are located on different layers.

5. The OLED display device of claim 3 , wherein the circuit structure partially overlaps the switching transistor or the driving transistor.

6. The OLED display device of claim 3 , wherein the substrate includes:

a first organic layer;

a first barrier layer disposed on the first organic layer;

a second barrier layer disposed on the first barrier layer;

a third barrier layer disposed on the second barrier layer;

a second organic layer disposed on the third barrier layer; and

a fourth barrier layer disposed on the second organic layer.

7. The OLED display device of claim 6 , wherein the circuit structure includes:

a gate driving unit; and

an initialization voltage wiring spaced apart from the gate driving unit.

8. The OLED display device of claim 7 , wherein the gate driving unit provides a gate signal to the switching transistor, and the initialization voltage wiring provides an initialization voltage to the driving transistor.

9. The OLED display device of claim 7 , wherein the gate driving unit includes:

an active pattern disposed on the first barrier layer;

a gate electrode pattern disposed on the second barrier layer, the gate electrode pattern overlapping a first portion of the active pattern; and

source and drain electrode patterns disposed on the third barrier layer, the source and drain electrode patterns overlapping a second portion of the active pattern.

10. The OLED display device of claim 1 , further comprising:

a power supply wiring disposed in the peripheral region on the substrate; and

a connection pattern disposed on the power supply wiring.

11. The OLED display device of claim 10 , wherein the power supply wiring is electrically connected to the sub-pixel structure through the connection pattern.

12. The OLED display device of claim 1 , further comprising:

a power supply wiring disposed within the substrate in the peripheral region thereof, the power supply wiring being spaced apart from the circuit structure; and

a connection pattern disposed on the power supply wiring, wherein the power supply wiring is electrically connected to sub-pixel structure through the connection pattern.

13. The OLED display device of claim 12 , wherein the power supply wiring and the circuit structure are located at a same layer.

14. The OLED display device of claim 12 , wherein the sub-pixel structure includes:

a lower electrode disposed on the substrate;

a light emitting layer disposed on the lower electrode; and

an upper electrode disposed on the light emitting layer,

wherein the upper electrode is electrically connected to the connection pattern.

15. An OLED display device, comprising:

a substrate including: a display region including a plurality of sub-pixel regions; and a peripheral region at least partially surrounding the display region;

a sub-pixel structure disposed within each of the plurality of sub-pixel regions on the substrate;

a circuit structure disposed within the substrate in the sub-pixel region, and located adjacent to the peripheral region;

a power supply wiring disposed in the peripheral region on the substrate;

a connection pattern disposed on the power supply wiring; and

a block structure disposed in the peripheral region on the substrate.

16. The OLED display device of claim 15 , wherein the block structure includes:

a first block pattern disposed on the connection pattern; and

a second block pattern spaced apart from the first block pattern, the second block pattern at least partially surrounding the first block pattern.

17. The OLED display device of claim 16 , wherein the block structure partially overlaps the power supply wiring.

18. The OLED display device of claim 16 , wherein the power supply wiring partially overlaps the circuit structure.

19. The OLED display device of claim 16 , wherein the circuit structure partially overlaps the sub-pixel structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2019
From: CHOI, BYUNGSEOK; JEON, HYUNG-IL; JANG, SANG-HEE
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 049649/0506 →
Priority Claims (1)
KR 10-2018-0076818 · Jul 3, 2018 · national
Continuity (1)
Related Publication 20200013843A1 · Jan 9, 2020