IP Library Granted Patent US 11,100,866
Granted Patent B2
US 11,100,866 · App. 16/464,390 · Granted Aug 24, 2021

Pixel circuit and driving method thereof, as well as display device

Inventors: Haigang Qing (Beijing, CN); Weiyun Huang (Beijing, CN)
Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
G09G3/3266G09G3/3275G09G2300/043G09G2330/028
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,100,866
App. No.
16/464,390
Granted
Aug 24, 2021
Kind
B2
Abstract

A pixel circuit and a driving method thereof, as well as a display device. The pixel circuit includes an initialization signal terminal, a scanning signal terminal, a data signal terminal, a first power supply terminal, a second power supply terminal, a reference voltage terminal a light-emitting signal control terminal, a reset signal terminal, a data writing sub-circuit, a threshold compensation sub-circuit, a light-emitting control sub-circuit, a reset sub-circuit, a storage capacitor, a driver transistor and a light-emitting element. The threshold compensation sub-circuit is configured to pre-store the threshold voltage of the driver transistor in the storage capacitor.

Claims (63)

1. A pixel circuit, comprising: an initialization signal terminal, a scanning signal terminal, a data signal terminal, a first power supply terminal, a second power supply terminal, a reference voltage terminal, a light-emitting control signal terminal, a reset signal terminal, a data writing sub-circuit, a threshold compensation sub-circuit, a light-emitting control sub-circuit, a reset sub-circuit, a storage capacitor, a driver transistor and a light-emitting element,

wherein the data writing sub-circuit is connected with the scanning signal terminal, the data signal terminal and a first terminal of the storage capacitor, and configured to, under a control of a scanning signal inputted from the scanning signal terminal, transmit a data signal inputted from the data signal terminal to the first terminal of the storage capacitor,

wherein the threshold compensation sub-circuit is connected with a first pole and a second pole of the driver transistor, a node, the scanning signal terminal, the reference voltage terminal and a first pole of the light-emitting element, and configured to pre-store a threshold voltage of the driver transistor in the storage capacitor,

wherein the light-emitting control sub-circuit is connected with the first power supply terminal, the first terminal of the storage capacitor, the first pole of the driver transistor and the light-emitting control signal terminal, and configured to, under a control of a light-emitting control signal inputted from the light-emitting control signal terminal, control the driver transistor to drive the light-emitting element to emit light,

wherein the reset sub-circuit is connected with the node, the reset signal terminal and the initialization signal terminal, and configured to, under a control of a reset signal inputted from the reset signal terminal, transmit an initialization signal inputted from the initialization signal terminal to the node,

wherein a second terminal of the storage capacitor and a control pole of the driver transistor are connected with the node, and

wherein a second pole of the light-emitting element is connected with the second power supply terminal.

2. The pixel circuit according to claim 1 ,

wherein 0 <V ref− Vss≤ 0.3 V , and

wherein Vss is a voltage value inputted from the second power supply terminal, and Vref is a reference voltage value inputted from the reference voltage terminal.

3. The pixel circuit according to claim 1 ,

wherein the light-emitting control sub-circuit comprises a first transistor and a second transistor,

wherein a first pole of a first transistor is connected with a second pole of the second transistor and the first power supply terminal, a second pole of the first transistor is connected with the threshold compensation sub-circuit and the first pole of the driver transistor, and a control pole of the first transistor is connected with the light-emitting control signal terminal, and

wherein a first pole of the second transistor is connected with the first terminal of the storage capacitor and the data writing sub-circuit, the second pole of the second transistor is connected with the light-emitting control sub-circuit, and a control pole of the second transistor is connected with the light-emitting control signal terminal.

4. The pixel circuit according to claim 1 ,

wherein the threshold compensation sub-circuit comprises a third transistor and a fourth transistor,

wherein a first pole of the third transistor is connected with the reference voltage terminal, a second pole of the third transistor is connected with the second pole of the driver transistor and the first pole of the light-emitting element, and a control pole of the third transistor is connected with the scanning signal terminal, and

wherein a first pole of the fourth transistor is connected with the first pole of the driver transistor, a second pole of the fourth transistor is connected with the node, and a control pole of the fourth transistor is connected with the scanning signal terminal.

5. The pixel circuit according to claim 1 ,

wherein the threshold compensation sub-circuit comprises a third transistor and a fourth transistor,

wherein a first pole of the third transistor is connected with the reference voltage terminal, a second pole of the third transistor is connected with the first pole of the driver transistor, and a control pole of the third transistor is connected with the scanning signal terminal, and

wherein a first pole of the fourth transistor is connected with the second pole of the driver transistor, a second pole of the fourth transistor is connected with the node, and a control pole of the fourth transistor is connected with the scanning signal terminal.

6. The pixel circuit according to claim 1 ,

wherein the data writing sub-circuit comprises a fifth transistor, and

wherein a first pole of the fifth transistor is connected with the data signal terminal, a second pole of the fifth transistor is connected with the first terminal of the storage capacitor and the light-emitting control sub-circuit, and a control pole of the fifth transistor is connected with the scanning signal terminal.

7. The pixel circuit according to claim 1 ,

wherein the reset sub-circuit comprises a sixth transistor, and

wherein a first pole of the sixth transistor is connected with the initialization signal terminal, a second pole of the sixth transistor is connected with the node, and a control pole of the sixth transistor is connected with the reset signal terminal.

8. A display device comprising a pixel circuit according to claim 1 .

9. The pixel circuit according to claim 1 , wherein the light-emitting control sub-circuit comprises a first transistor and a second transistor, the threshold compensation sub-circuit comprises a third transistor and a fourth transistor, the data writing sub-circuit comprises a fifth transistor, and the reset sub-circuit comprises a sixth transistor,

wherein a first pole of the first transistor is connected with a second pole of the second transistor and the first power supply terminal, a second pole of the first transistor is connected with a first pole of the fourth transistor and a first pole of the driver transistor, and a control pole of the first transistor is connected with a light-emitting control signal terminal,

wherein a first pole of the second transistor is connected with a first terminal of the storage capacitor and a second pole of the fifth transistor, the second pole of the second transistor is connected with the first pole of the first transistor and the first power supply terminal, and a control pole of the second transistor is connected with the light-emitting control signal terminal,

wherein a first pole of the third transistor is connected with the reference voltage terminal, a second pole of the third transistor is connected with a second pole of the driver transistor and the first pole of the light-emitting element, and a control pole of the third transistor is connected with the scanning signal terminal,

wherein the first pole of the fourth transistor is connected with the first pole of the driver transistor, a second pole of the fourth transistor is connected with a second pole of the sixth transistor and a node, and a control pole of the fourth transistor is connected with the scanning signal terminal,

wherein a first pole of the fifth transistor is connected with the data signal terminal, a second pole of the fifth transistor is connected with the first terminal of the storage capacitor and the first pole of the second transistor, and a control pole of the fifth transistor is connected with the scanning signal terminal,

wherein a first pole of the sixth transistor is connected with the initialization signal terminal, the second pole of the sixth transistor is connected with the node, and a control pole of the sixth transistor is connected with the reset signal terminal,

the first terminal of the storage capacitor is connected with the first pole of the second transistor and the second pole of the fifth transistor, and a second terminal of the storage capacitor is connected with the node,

a first pole of the driver transistor is connected with the second pole of the first transistor and the first pole of the fourth transistor, the second pole of the driver transistor is connected with the first pole of the light-emitting element and the second pole of the third transistor, and a control pole of the driver transistor is connected with the node, and

the first pole of the light-emitting element is connected with the second pole of the third transistor and the second pole of the driver transistor, and a second pole of the light-emitting element is connected with the second power supply terminal.

10. The pixel circuit according to claim 1 , wherein the light-emitting control sub-circuit comprises a first transistor and a second transistor, the threshold compensation sub-circuit comprises a third transistor and a fourth transistor, the data writing sub-circuit comprises a fifth transistor, and the reset sub-circuit comprises a sixth transistor,

wherein a first pole of the first transistor is connected with a second pole of the second transistor and the first power supply terminal, a second pole of the first transistor is connected with a first pole of the fourth transistor and a first pole of the driver transistor, and a control pole of the first transistor is connected with a light-emitting control signal terminal,

wherein a first pole of the second transistor is connected with a first terminal of the storage capacitor and a second pole of the fifth transistor, the second pole of the second transistor is connected with the first pole of the first transistor and the first power supply terminal, and a control pole of the second transistor is connected with the light-emitting control signal terminal,

wherein a first pole of the third transistor is connected with the reference voltage terminal, the second pole of the third transistor is connected with the second pole of the first transistor and the first pole of the driver transistor, and a control pole of the third transistor is connected with the scanning signal terminal,

wherein the first pole of the fourth transistor is connected with a second pole of the driver transistor, a second pole of the fourth transistor is connected with a node, and a control pole of the fourth transistor is connected with the scanning signal terminal,

wherein a first pole of the fifth transistor is connected with the data signal terminal, a second pole of the fifth transistor is connected with the first terminal of the storage capacitor and the first pole of the second transistor, and a control pole of the fifth transistor is connected with the scanning signal terminal,

wherein a first pole of the sixth transistor is connected with the initialization signal terminal, a second pole of the sixth transistor is connected with the node, and a control pole of the sixth transistor is connected with the reset signal terminal,

wherein the first terminal of the storage capacitor is connected with the first pole of the second transistor and the second pole of the fifth transistor, and a second terminal of the storage capacitor is connected with the node,

wherein the first pole of the driver transistor is connected with the second pole of the first transistor and the second pole of the third transistor, the second pole of the driver transistor is connected with a first pole of the light-emitting element and the first pole of the fourth transistor, and a control pole of the driver transistor is connected with the node, and

wherein the first pole of the light-emitting element is connected with the first pole of the fourth transistor and the second pole of the driver transistor, and a second pole of the light-emitting element is connected with the second power supply terminal.

11. A driving method for a pixel circuit, comprising a reset phase, a threshold compensation phase and a light-emitting phase,

wherein the pixel circuit comprises: an initialization signal terminal, a scanning signal terminal, a data signal terminal, a first power supply terminal, a second power supply terminal, a reference voltage terminal, a light-emitting control signal terminal, a reset signal terminal, a data writing sub-circuit, a threshold compensation sub-circuit, a light-emitting control sub-circuit, a reset sub-circuit, a storage capacitor, a driver transistor and a light-emitting element, and wherein,

the data writing sub-circuit is connected with the scanning signal terminal, the data signal terminal and a first terminal of the storage capacitor, and configured to, under a control of a scanning signal inputted from the scanning signal terminal, transmit a data signal inputted from the data signal terminal to the first terminal of the storage capacitor;

the threshold compensation sub-circuit is connected with a first pole and a second pole of the driver transistor, a node, the scanning signal terminal, the reference voltage terminal and a first pole of the light-emitting element, and configured to pre-store a threshold voltage of the driver transistor in the storage capacitor;

the light-emitting control sub-circuit is connected with the first power supply terminal, the first terminal of the storage capacitor, the first pole of the driver transistor and the light-emitting control signal terminal, and configured to, under a control of a light-emitting control signal inputted from the light-emitting control signal terminal, control the driver transistor to drive the light-emitting element to emit light;

the reset sub-circuit is connected with the node, the reset signal terminal and the initialization signal terminal, and configured to, under a control of a reset signal inputted from the reset signal terminal, transmit an initialization signal inputted from the initialization signal terminal to the node;

a second terminal of the storage capacitor and a control pole of the driver transistor are connected with the node; and

a second pole of the light-emitting element is connected with the second power supply terminal,

wherein, in the reset phase, under the control of the reset signal inputted from the reset signal terminal, transmitting the initialization signal inputted from the initialization signal terminal to the node,

wherein, in the threshold compensation phase, pre-storing the threshold voltage of the driver transistor in the storage capacitor, and

wherein, in the light-emitting phase, under the control of the light-emitting control signal inputted from the light-emitting control signal terminal, controlling the driver transistor to drive the light-emitting element to emit light.

12. The driving method according to claim 11 ,

wherein, in the threshold compensation phase, 0<Vref−Vss≤0.3V, and

wherein Vss is a voltage value inputted from the second power supply terminal, and Vref is a reference voltage value inputted from the reference voltage terminal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 4, 2019
From: QING, HAIGANG; HUANG, WEIYUN
To: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 049356/0235 →
Priority Claims (1)
CN 201710245409.3 · Apr 14, 2017 · national
Continuity (1)
Related Publication 20210118371A1 · Apr 22, 2021