IP Library › Granted Patent US 11,112,465
Granted Patent B2
US 11,112,465 · App. 16/267,412 · Granted Sep 7, 2021

Integrated circuit having insulation monitoring with frequency discrimination

Inventor: Robert A. Briano (Auburn, NH)
Assignee: Allegro Microsystems, LLC
G01R31/50G01R27/18G01R31/006G01R31/1263G01R31/2853G01R31/2896G01R31/40G01R31/42G01R31/52H02H3/16H02H3/335
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,112,465
App. No.
16/267,412
Granted
Sep 7, 2021
Kind
B2
Abstract

Methods and apparatus for monitoring the integrity of an insulative material. A monitoring module detects a leakage current corresponding to an injection signal into the insulative material by a signal source. An output can provide an insulation fault signal when the leakage current is greater than a given threshold.

Claims (38)

1. An integrated circuit package, comprising:

a first I/O pin configured to be coupled to an insulative material;

a second I/O pin configured to output an insulation fault signal; and

a monitoring module coupled to the first I/O pin, the monitoring module comprising a filter module and a current detection module configured to detect a leakage current on the first I/O pin corresponding to an injected signal into the insulative material by a signal source, the monitoring module further comprising an output module configured to output an active state on the insulation fault signal when the leakage current is greater than a given threshold.

2. The integrated circuit package according to claim 1 , further including an impedance component coupled to the first I/O pin.

3. The integrated circuit package according to claim 2 , wherein the impedance component is formed as part of an integrated circuit in the integrated circuit package.

4. The integrated circuit package according to claim 2 , wherein the integrated circuit package includes an integrated circuit, and the impedance component is external to the integrated circuit.

5. The integrated circuit package according to claim 1 , wherein the injection signal has a selected frequency and/or frequency band.

6. The integrated circuit package according to claim 1 , further including a sense resistor coupled to the first I/O pin.

7. The integrated circuit package according to claim 1 , wherein the monitoring module further includes a rectifier coupled to the filter module.

8. The integrated circuit package according to claim 7 , wherein the rectifier comprises a synchronous rectifier.

9. The integrated circuit package according to claim 1 , further including a voltage divider component coupled to the signal source.

10. The integrated circuit package according to claim 1 , wherein the monitoring module is further configured to discriminate signals not in the same frequency and/or phase with the injected signal.

11. The integrated circuit package according to claim 1 , further including an integrated circuit die disposed between a die paddle and a first conductive plate, a dielectric plate disposed between the first conductive plate and a second conductive plate, wherein the first and second conductive plates and the dielectric plate forms a capacitor coupled to the first I/O pin.

12. The integrated circuit package according to claim 11 , further including a first bond pad disposed on the second conductive plate, wherein the first bond pad is coupled to the first I/O pin.

13. The integrated circuit package according to claim 11 , further including a connection from the second I/O pin to a second bond pad on the integrated circuit die.

14. The integrated circuit package according to claim 11 , wherein the integrated circuit die comprises at least a portion of the monitoring module.

15. The integrated circuit package according to claim 1 , wherein the monitoring module is further configured to combine multiple injected signals from multiple insulative materials.

16. A method, comprising:

employing a first I/O pin configured to be coupled to an insulative material;

employing a second I/O pin configured to output an insulation fault signal; and

employing a monitoring module coupled to the first I/O pin, the monitoring module comprising a filter module and a current detection module configured to detect a leakage current on the first I/O pin corresponding to an injected signal into the insulative material by a signal source, the monitoring module further comprising an output module configured to output an active state on the insulation fault signal when the leakage current is greater than a given threshold.

17. The method according to claim 16 , further including employing an impedance component coupled to the first I/O pin.

18. The method according to claim 17 , wherein the impedance component is formed as part of an integrated circuit in an integrated circuit package.

19. The method according to claim 16 , wherein the injection signal has a selected frequency and/or frequency band.

20. The method according to claim 16 , further including employing a sense resistor coupled to the first I/O pin.

21. The method according to claim 16 , wherein the monitoring module further includes a rectifier coupled to the filter module.

22. The method according to claim 21 , wherein the rectifier comprises a synchronous rectifier.

23. The method according to claim 16 , further including employing a voltage divider component coupled to the signal source.

24. The method according to claim 16 , wherein the monitoring module is further configured to discriminate signals not in the same frequency and/or phase with the injected signal.

25. The method according to claim 16 , further including employing an integrated circuit die disposed between a die paddle and a first conductive plate, a dielectric plate disposed between the first conductive plate and a second conductive plate, wherein the first and second conductive plates and the dielectric plate forms a capacitor coupled to the first I/O pin.

26. The method according to claim 25 , further including employing a first bond pad disposed on the second conductive plate, wherein the first bond pad is coupled to the first I/O pin.

27. The method according to claim 25 , further including employing a connection from the second I/O pin to a second bond pad on the integrated circuit die.

28. An integrated circuit package, comprising:

a first I/O pin configured to be coupled to an insulative material;

a second I/O pin configured to output an insulation fault signal; and

a monitoring means coupled to the first I/O pin for detecting a leakage current on the first I/O pin corresponding to an injected signal into the insulative material by a signal source,

wherein the monitoring means comprises a filter module and a current detection for detecting a leakage current on the first I/O pin corresponding to an injected signal into the insulative material by a signal source and an output module for outputting an active state on the insulation fault signal when the leakage current is greater than a given threshold.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS AT REEL 053957/FRAME 0874 Recorded Nov 1, 2023
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 065420/0572 →
RELEASE OF SECURITY INTEREST IN PATENTS (R/F 053957/0620) Recorded Jun 22, 2023
From: MIZUHO BANK, LTD., AS COLLATERAL AGENT
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 064068/0360 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2023
From: ALLEGRO MICROSYSTEMS, LLC
To: MORGAN STANLEY SENIOR FUNDING, INC., AS THE COLLATERAL AGENT
Reel/Frame 064068/0459 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2020
From: ALLEGRO MICROSYSTEMS, LLC
To: MIZUHO BANK LTD., AS COLLATERAL AGENT
Reel/Frame 053957/0620 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2020
From: ALLEGRO MICROSYSTEMS, LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 053957/0874 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2019
From: BRIANO, ROBERT A.
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 048265/0741 →
Continuity (1)
Related Publication 20200249264A1 · Aug 6, 2020